Datasheet

ManualsBrandsSTMICROELECTRONICS ManualsIntegrated Circuits (ICs)TSSOP 8 64 kBit 8 K x 8

This is information on a product in full production.

February 2013 Doc ID 16877 Rev 17 1/49

M95640-W M95640-R

M95640-DF

64-Kbit serial SPI bus EEPROM with high-speed clock

Datasheet − production data

Features

■ Compatible with the Serial Peripheral Interface

(SPI) bus

■ Memory array

– 64 Kb (8 Kbytes) of EEPROM

– Page size: 32 bytes

■ Write

– Byte Write within 5 ms

– Page Write within 5 ms

■ Additional Write lockable page (Identification

page)

■ Write Protect: quarter, half or whole memory

array

■ High-speed clock: 20 MHz

■ Single supply voltage:

– 2.5 V to 5.5 V for M95640-W

– 1.8 V to 5.5 V for M95640-R

– 1.7 V to 5.5 V for M95640-DF

■ Operating temperature range: from -40°C up to

+85°C

■ Enhanced ESD protection

■ More than 4 million Write cycles

■ More than 200-year data retention

■ Packages

– RoHS compliant and halogen-free

(ECOPACK

)

SO8 (MN)

150 mil width

TSSOP8 (DW)

169 mil width

UFDFPN8 (MC)

2 x 3 mm (MLP8)

WLCSP (CT)

www.st.com

Summary of content (49 pages)

PAGE 1
M95640-W M95640-R M95640-DF 64-Kbit serial SPI bus EEPROM with high-speed clock Datasheet − production data Features ■ Compatible with the Serial Peripheral Interface (SPI) bus ■ Memory array – 64 Kb (8 Kbytes) of EEPROM – Page size: 32 bytes SO8 (MN) 150 mil width ■ Write – Byte Write within 5 ms – Page Write within 5 ms ■ Additional Write lockable page (Identification page) ■ Write Protect: quarter, half or whole memory array ■ High-speed clock: 20 MHz ■ Single supply voltage: – 2.5 V to 5.
PAGE 2
Contents M95640-W M95640-R M95640-DF Contents 1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2 Memory organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 3 Signal description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 4 3.1 Serial Data Output (Q) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 3.
PAGE 3
M95640-W M95640-R M95640-DF 6.3.2 WEL bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6.3.3 BP1, BP0 bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6.3.4 SRWD bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6.4 Write Status Register (WRSR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 6.
PAGE 4
List of tables M95640-W M95640-R M95640-DF List of tables Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9. Table 10. Table 11. Table 12. Table 13. Table 14. Table 15. Table 16. Table 17. Table 18. Table 19. Table 20. Table 21. Table 22. Table 23. Table 24. Table 25. Table 26. Table 27. 4/49 Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Write-protected block size . . . . . . . . . . .
PAGE 5
M95640-W M95640-R M95640-DF List of figures List of figures Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10. Figure 11. Figure 12. Figure 13. Figure 14. Figure 15. Figure 16. Figure 17. Figure 18. Figure 19. Figure 20. Figure 21. Figure 22. Figure 23. Figure 24. Figure 25. Figure 26. Figure 27. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 6
Description 1 M95640-W M95640-R M95640-DF Description The M95640 devices are Electrically Erasable PROgrammable Memories (EEPROMs) organized as 8192 x 8 bits, accessed through the SPI bus. The M95640-W can operate with a supply voltage from 2.5 V to 5.5 V, the M95640-R can operate with a supply voltage from 1.8 V to 5.5 V, and the M95640-DF can operate with a supply voltage from 1.7 V to 5.5 V, over an ambient temperature range of -40 °C / +85 °C.
PAGE 7
M95640-W M95640-R M95640-DF Figure 2. Description 8-pin package connections (top view) M95xxx S Q W 1 2 3 4 VSS 8 7 6 5 VCC HOLD C D AI01790D 1. See Section 10: Package mechanical data section for package dimensions, and how to identify pin 1. Figure 3.
PAGE 8
Memory organization 2 M95640-W M95640-R M95640-DF Memory organization The memory is organized as shown in the following figure. Figure 4.
PAGE 9
M95640-W M95640-R M95640-DF 3 Signal description Signal description During all operations, VCC must be held stable and within the specified valid range: VCC(min) to VCC(max). All of the input and output signals must be held high or low (according to voltages of VIH, VOH, VIL or VOL, as specified in Section 9: DC and AC parameters). These signals are described next. 3.1 Serial Data Output (Q) This output signal is used to transfer data serially out of the device.
PAGE 10
Signal description 3.6 M95640-W M95640-R M95640-DF Write Protect (W) The main purpose of this input signal is to freeze the size of the area of memory that is protected against Write instructions (as specified by the values in the BP1 and BP0 bits of the Status Register). This pin must be driven either high or low, and must be stable during all Write instructions. 3.7 VCC supply voltage VCC is the supply voltage. 3.8 VSS ground VSS is the reference for all signals, including the VCC supply voltage.
PAGE 11
M95640-W M95640-R M95640-DF 4 Connecting to the SPI bus Connecting to the SPI bus All instructions, addresses and input data bytes are shifted in to the device, most significant bit first. The Serial Data Input (D) is sampled on the first rising edge of the Serial Clock (C) after Chip Select (S) goes low. All output data bytes are shifted out of the device, most significant bit first.
PAGE 12
Connecting to the SPI bus 4.1 M95640-W M95640-R M95640-DF SPI modes These devices can be driven by a microcontroller with its SPI peripheral running in either of the following two modes: ● CPOL=0, CPHA=0 ● CPOL=1, CPHA=1 For these two modes, input data is latched in on the rising edge of Serial Clock (C), and output data is available from the falling edge of Serial Clock (C).
PAGE 13
M95640-W M95640-R M95640-DF Operating features 5 Operating features 5.1 Supply voltage (VCC) 5.1.1 Operating supply voltage VCC Prior to selecting the memory and issuing instructions to it, a valid and stable VCC voltage within the specified [VCC(min), VCC(max)] range must be applied (see Operating conditions in Section 9: DC and AC parameters).
PAGE 14
Operating features 5.1.4 M95640-W M95640-R M95640-DF Power-down During power-down (continuous decrease of the VCC supply voltage below the minimum VCC operating voltage defined under Operating conditions in Section 9: DC and AC parameters), the device must be: 5.2 ● deselected (Chip Select S should be allowed to follow the voltage applied on VCC), ● in Standby Power mode (there should not be any internal write cycle in progress).
PAGE 15
M95640-W M95640-R M95640-DF Operating features The Hold condition ends when the Hold (HOLD) signal is driven high when Serial Clock (C) is already low. Figure 7 also shows what happens if the rising and falling edges are not timed to coincide with Serial Clock (C) being low. 5.4 Status Register The Status Register contains a number of status and control bits that can be read or set (as appropriate) by specific instructions. See Section 6.
PAGE 16
Instructions 6 M95640-W M95640-R M95640-DF Instructions Each instruction starts with a single-byte code, as summarized in Table 3. If an invalid instruction is sent (one not contained in Table 3), the device automatically deselects itself. Table 3.
PAGE 17
M95640-W M95640-R M95640-DF 6.1 Instructions Write Enable (WREN) The Write Enable Latch (WEL) bit must be set prior to each WRITE and WRSR instruction. The only way to do this is to send a Write Enable instruction to the device. As shown in Figure 8, to send this instruction to the device, Chip Select (S) is driven low, and the bits of the instruction byte are shifted in, on Serial Data Input (D). The device then enters a wait state.
PAGE 18
Instructions M95640-W M95640-R M95640-DF Figure 9. Write Disable (WRDI) sequence S 0 1 2 3 4 5 6 7 C Instruction D High Impedance Q AI03750D 6.3 Read Status Register (RDSR) The Read Status Register (RDSR) instruction is used to read the Status Register. The Status Register may be read at any time, even while a Write or Write Status Register cycle is in progress.
PAGE 19
M95640-W M95640-R M95640-DF 6.3.2 Instructions WEL bit The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1, the internal Write Enable Latch is set. When set to 0, the internal Write Enable Latch is reset, and no Write or Write Status Register instruction is accepted. The WEL bit is returned to its reset state by the following events: 6.3.
PAGE 20
Instructions 6.4 M95640-W M95640-R M95640-DF Write Status Register (WRSR) The Write Status Register (WRSR) instruction is used to write new values to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must have been previously executed. The Write Status Register (WRSR) instruction is entered by driving Chip Select (S) low, followed by the instruction code, the data byte on Serial Data input (D) and Chip Select (S) driven high.
PAGE 21
M95640-W M95640-R M95640-DF Table 7. Protection modes W SRWD signal bit 1 0 0 0 1 0 Instructions 1 1 Mode Write protection of the Status Register Memory content Protected area(1) Unprotected area(1) Status Register is writable (if the WREN Software- instruction has set the protected WEL bit). (SPM) The values in the BP1 and BP0 bits can be changed. Write-protected Ready to accept Write instructions Status Register is Hardware writeHardwareprotected.
PAGE 22
Instructions 6.5 M95640-W M95640-R M95640-DF Read from Memory Array (READ) As shown in Figure 12, to send this instruction to the device, Chip Select (S) is first driven low. The bits of the instruction byte and address bytes are then shifted in, on Serial Data Input (D). The address is loaded into an internal address register, and the byte of data at that address is shifted out, on Serial Data Output (Q). Figure 12.
PAGE 23
M95640-W M95640-R M95640-DF Instructions Figure 13. Byte Write (WRITE) sequence S 0 1 2 3 4 5 6 7 8 9 10 20 21 22 23 24 25 26 27 28 29 30 31 C Instruction 16-Bit Address 15 14 13 D 3 2 Data Byte 1 0 7 6 5 4 3 2 1 0 High Impedance Q AI01795D 1. Depending on the memory size, as shown in Table 5, the most significant address bits are Don’t Care.
PAGE 24
Instructions M95640-W M95640-R M95640-DF Figure 14. Page Write (WRITE) sequence S 0 1 2 3 4 5 6 7 8 9 10 20 21 22 23 24 25 26 27 28 29 30 31 C Instruction 16-Bit Address 15 14 13 D 3 2 Data Byte 1 1 0 7 6 5 4 3 2 0 1 S 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 C Data Byte 2 7 D 6 5 4 3 2 Data Byte 3 1 0 7 6 5 4 3 2 Data Byte N 1 0 6 5 4 3 2 1 0 AI01796D 1.
PAGE 25
M95640-W M95640-R M95640-DF 6.7 Instructions Read Identification Page (available only in M95640-D devices) The Identification Page (32 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode. Reading this page is achieved with the Read Identification Page instruction (see Table 4). The Chip Select signal (S) is first driven low, the bits of the instruction byte and address bytes are then shifted in, on Serial Data Input (D).
PAGE 26
Instructions 6.8 M95640-W M95640-R M95640-DF Write Identification Page (available only in M95640-D devices) The Identification Page (32 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode. Writing this page is achieved with the Write Identification Page instruction (see Table 4). The Chip Select signal (S) is first driven low. The bits of the instruction byte, address bytes, and at least one data byte are then shifted in on Serial Data Input (D).
PAGE 27
M95640-W M95640-R M95640-DF 6.9 Instructions Read Lock Status (available only in M95640-D devices) The Read Lock Status instruction (see Table 4) is used to check whether the Identification Page is locked or not in Read-only mode. The Read Lock Status sequence is defined with the Chip Select (S) first driven low. The bits of the instruction byte and address bytes are then shifted in on Serial Data Input (D). Address bit A10 must be 1, all other address bits are Don't Care.
PAGE 28
Instructions 6.10 M95640-W M95640-R M95640-DF Lock ID (available only in M95640-D devices) The Lock ID instruction permanently locks the Identification Page in read-only mode. Before this instruction can be accepted, a Write Enable (WREN) instruction must have been executed. The Lock ID instruction is issued by driving Chip Select (S) low, sending the instruction code, the address and a data byte on Serial Data Input (D), and driving Chip Select (S) high.
PAGE 29
M95640-W M95640-R M95640-DF Power-up and delivery state 7 Power-up and delivery state 7.1 Power-up state After power-up, the device is in the following state: ● Standby power mode, ● deselected (after power-up, a falling edge is required on Chip Select (S) before any instructions can be started), ● not in the Hold condition, ● the Write Enable Latch (WEL) is reset to 0, ● Write In Progress (WIP) is reset to 0.
PAGE 30
Maximum rating 8 M95640-W M95640-R M95640-DF Maximum rating Stressing the device outside the ratings listed in Table 8 may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Table 8. Absolute maximum ratings Symbol Parameter Min. Max.
PAGE 31
M95640-W M95640-R M95640-DF 9 DC and AC parameters DC and AC parameters This section summarizes the operating conditions and the DC/AC characteristics of the device. Table 9. Operating conditions (M95640-W, device grade 6) Symbol VCC TA Table 10. Parameter Min. Max. Unit Supply voltage 2.5 5.5 V Ambient operating temperature –40 85 °C Min. Max. Unit Supply voltage 1.8 5.5 V Ambient operating temperature –40 85 °C Min. Max. Unit Supply voltage 1.7 5.
PAGE 32
DC and AC parameters Table 13. M95640-W M95640-R M95640-DF Capacitance Symbol COUT CIN Test conditions(1) Parameter Max. Unit VOUT = 0 V 8 pF Input capacitance (D) VIN = 0 V 8 pF Input capacitance (other pins) VIN = 0 V 6 pF Output capacitance (Q) Min. 1. Sampled only, not 100% tested, at TA = 25 °C and a frequency of 5 MHz. Table 14. Symbol Ncycle Cycling performance by groups of four bytes Parameter(1) Test conditions Write cycle endurance(2) Min. Max.
PAGE 33
M95640-W M95640-R M95640-DF Table 16. Symbol DC and AC parameters DC characteristics (M95640-W, device grade 6) Parameter Test conditions in addition to those defined in Table 9 Min. Max. Unit ILI Input leakage current VIN = VSS or VCC ±2 µA ILO Output leakage current S = VCC, VOUT = VSS or VCC ±2 µA ICC ICC0(2) ICC1 Supply current (Read) Supply current (Write) Supply current (Standby) VCC = 2.5 V, fC = 5 MHz, C = 0.1 VCC/0.9 VCC, Q = open 3 VCC = 2.5 V, fC = 10 MHz, C = 0.1 VCC/0.
PAGE 34
DC and AC parameters Table 17. Symbol M95640-W M95640-R M95640-DF DC characteristics (M95640-R, device grade 6) Parameter Test conditions in addition to those defined in Table 12(1) Min. Max. Unit ILI Input leakage current VIN = VSS or VCC ±2 µA ILO Output leakage current S = VCC, voltage applied on Q = VSS or VCC ±2 µA ICC Supply current (Read) VCC = 1.8 V, C = 0.1 VCC or 0.9 VCC, at 2 MHz, Q = open 2 VCC = 1.8 V, C = 0.1 VCC or 0.
PAGE 35
M95640-W M95640-R M95640-DF Table 18. Symbol DC and AC parameters DC characteristics (M95640-DF, device grade 6) Parameter Test conditions in addition to those defined in Table 11(1) Min. Max. Unit ILI Input leakage current VIN = VSS or VCC ±2 µA ILO Output leakage current S = VCC, voltage applied on Q = VSS or VCC ±2 µA ICC Supply current (Read) VCC = 1.7 V, max clock frequency (fC), C = 0.1 VCC/0.9 VCC, Q = open 2 VCC = 1.7 V, fC = 5 MHz, C = 0.1 VCC/0.
PAGE 36
DC and AC parameters Table 19. M95640-W M95640-R M95640-DF AC characteristics (M95640-W, device grade 6) Test conditions specified in Table 9 and Table 12 VCC = 2.5 to 5.5 V Symbol Alt. Parameter New products(1) VCC = 4.5 to 5.5 V Min. Max. Min. Max. D.C. 10 D.C.
PAGE 37
M95640-W M95640-R M95640-DF Table 20. DC and AC parameters AC characteristics (M95640-R, device grade 6) Test conditions specified in Table 10 and Table 12 Previous products(1) Symbol Alt. Parameter VCC ≥ 1.8V Min. fC fSCK Clock frequency New products(2) VCC ≥ 1.8V Max. Min. 2 VCC ≥ 2.5V VCC ≥ 4.5V Unit Max. Min. Max. Min. Max.
PAGE 38
DC and AC parameters Table 21. M95640-W M95640-R M95640-DF AC characteristics (M95640-DF, device grade 6) Test conditions specified in Table 11 and Table 12(1) VCC ≥ 1.7 V VCC ≥ 2.5 V VCC ≥ 4.5 V Parameter fSCK fC Unit Min. Max. Min. Max. 5 10 Clock frequency Min. Max.
PAGE 39
M95640-W M95640-R M95640-DF DC and AC parameters Figure 20. Serial input timing tSHSL S tCHSL tCH tSLCH tCHSH tSHCH C tDVCH tCHCL tCL tCLCH tCHDX D Q LSB IN MSB IN High impedance AI01447d Figure 21.
PAGE 40
DC and AC parameters M95640-W M95640-R M95640-DF Figure 22.
PAGE 41
M95640-W M95640-R M95640-DF 10 Package mechanical data Package mechanical data In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark. Figure 23. SO8N – 8-lead plastic small outline, 150 mils body width, package outline h x 45˚ A2 A c ccc b e 0.
PAGE 42
Package mechanical data M95640-W M95640-R M95640-DF Figure 24. TSSOP8 – 8-lead thin shrink small outline, package outline D 8 5 c E1 1 E 4 α A1 A L A2 L1 CP b e TSSOP8AM 1. Drawing is not to scale. Table 23. TSSOP8 – 8-lead thin shrink small outline, package mechanical data inches(1) millimeters Symbol Typ Min A Max 0.050 0.150 0.800 1.050 b 0.190 c 0.090 1.000 CP Max 0.0472 0.0020 0.0059 0.0315 0.0413 0.300 0.0075 0.0118 0.200 0.0035 0.0079 0.0394 0.100 0.
PAGE 43
M95640-W M95640-R M95640-DF Package mechanical data Figure 25. UFDFPN8 (MLP8) - 8-lead ultra thin fine pitch dual flat no lead, package outline E $ , , 0IN % B % + , ! $ EEE ! :7?-%E6 1. Drawing is not to scale. 2. The central pad (area E2 by D2 in the above illustration) is internally pulled to VSS. It must not be connected to any other voltage or signal line on the PCB, for example during the soldering process. Table 24.
PAGE 44
Package mechanical data M95640-W M95640-R M95640-DF Figure 26. Thin WLCSP 8-bump wafer-length chip-scale package outline E ( $ 8 9 E & $ETAIL ! % E AAA 2EFERENCE ! ! 8 & /RIENTATION ' REFERENCE "UMPS SIDE 3IDE VIEW 7AFER BACK SIDE E "UMP ! EEE : : B 3EATING PLANE $ETAIL ! 2OTATED #I?-%?6 1. Drawing is not to scale. 2. The index on the wafer back side (circle) is above the index of the bump side (triangle/arrow). Table 25.
PAGE 45
M95640-W M95640-R M95640-DF Package mechanical data Figure 27.
PAGE 46
Part numbering 11 M95640-W M95640-R M95640-DF Part numbering Table 26. Ordering information scheme Example: Device type M95 = SPI serial access EEPROM M95640- W MN 6 T P /P Device function 640 = 64 Kbit (8192 x 8) 640-D = 64 Kbit plus Identification page Operating voltage W = VCC = 2.5 to 5.5 V R = VCC = 1.8 to 5.5 V F = VCC = 1.7 to 5.
PAGE 47
M95640-W M95640-R M95640-DF 12 Revision history Revision history Table 27. Date Document revision history Revision Changes 13 Added part number M95640-DR. Updated Features, Section 1: Description, Section 6.4: Write Status Register (WRSR), Section 6.6: Write to Memory Array (WRITE), Table 8: Absolute maximum ratings, all tables in Section 9: DC and AC parameters, Section 11: Part numbering. Added Table 4: M95640-DR instruction set, Section 6.7: Read Identification Page, Section 6.
PAGE 48
Revision history Table 27. Date 01-Feb-2013 48/49 M95640-W M95640-R M95640-DF Document revision history (continued) Revision Changes 17 Replaced ball by bump in the whole document. Updated Section 7.2: Initial delivery state. Added description of thin WLCSP 8 bump package including land pattern. Updated Note 2.
PAGE 49
M95640-W M95640-R M95640-DF Please Read Carefully: Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale.