Datasheet

June 2011 Doc ID 2424 Rev 8 1/20
1
M48Z08
M48Z18
5 V, 64 Kbit (8 Kb x 8) ZEROPOWER
®
SRAM
Features
Integrated, ultra low power SRAM and power-
fail control circuit
Unlimited WRITE cycles
READ cycle time equals WRITE cycle time
Automatic power-fail chip deselect and WRITE
protection
WRITE protect voltages
(V
PFD
= power-fail deselect voltage):
–M48Z08: V
CC
= 4.75 to 5.5 V;
4.5 V V
PFD
4.75 V
–M48Z18: V
CC
= 4.5 to 5.5 V;
4.2 V V
PFD
4.5 V
Self-contained battery in the CAPHAT™ DIP
package
Pin and function compatible with JEDEC
standard 8 K x 8 SRAMs
RoHS compliant
Lead-free second level interconnect
28
1
PCDIP28
Battery CAPHAT™
www.st.com

Summary of content (20 pages)