Datasheet

Operation M41T60
10/28 DocID10396 Rev 14
Figure 6. Acknowledgement sequence
2.2 READ mode
In this mode, the master reads the M41T60 slave after setting the slave address
(see Figure 7). Following the WRITE mode control bit (R/W
= 0) and the acknowledge bit,
the word address An is written to the on-chip address pointer. Next the START condition and
slave address are repeated, followed by the READ mode control bit (R/W
= 1). At this point,
the master transmitter becomes the master receiver. The data byte which was addressed
will be transmitted and the master receiver will send an acknowledge bit to the slave
transmitter. The address pointer is only increased on reception of an acknowledge bit. The
M41T60 slave transmitter will now place the data byte at address A
n+1
on the bus. The
master receiver reads and acknowledges the new byte and the address pointer is increased
to A
n+2
.
This cycle of reading consecutive addresses will continue until the master receiver sends a
STOP condition to the slave transmitter.
The system-to-user transfer of clock data will be halted whenever the address being read is
a clock address (0h to 6h). The update will resume due to a stop condition or when the
pointer increments to any non-clock address (7h).
An alternate READ mode may also be implemented, whereby the master reads the M41T60
slave without first writing to the (volatile) address pointer. The first address that is read is the
last one stored in the pointer (see Figure 9 on page 11).
Figure 7. Slave address location
AI00601
DATA OUTPUT
BY RECEIVER
DATA OUTPUT
BY TRANSMITTER
SCL FROM
MASTER
STA RT
CLOCK PULSE FOR
ACKNOWLEDGEMENT
12 8 9
MSBLSB
AI00602
R/W
SLAVE ADDRESS
STA RT A
0100011
MSB
LSB