Datasheet

Operation M41T11
8/30 Doc ID 6103 Rev 10
2 Operation
The M41T11 clock operates as a slave device on the serial bus. Access is obtained by
implementing a start condition followed by the correct slave address (D0h). The 64 bytes
contained in the device can then be accessed sequentially in the following order:
● 1
st
byte: seconds register
● 2
nd
byte: minutes register
● 3
rd
byte: century/hours register
● 4
th
byte: day register
● 5
th
byte: date register
● 6
th
byte: month register
● 7
th
byte: years register
● 8
th
byte: control register
● 9
th
- 64
th
bytes: RAM
The M41T11 clock continually monitors V
CC
for an out of tolerance condition. Should V
CC
fall below V
SO
, the device terminates an access in progress and resets the device address
counter. Inputs to the device will not be recognized at this time to prevent erroneous data
from being written to the device from an out of tolerance system. When V
CC
falls below V
SO
,
the device automatically switches over to the battery and powers down into an ultra low
current mode of operation to conserve battery life. Upon power-up, the device switches from
battery to V
CC
at V
SO
and recognizes inputs.
2.1 2-wire bus characteristics
This bus is intended for communication between different ICs. It consists of two lines: one
bidirectional for data signals (SDA) and one for clock signals (SCL). Both the SDA and the
SCL lines must be connected to a positive supply voltage via a pull-up resistor.
The following protocol has been defined:
● Data transfer may be initiated only when the bus is not busy.
● During data transfer, the data line must remain stable whenever the clock line is high.
● Changes in the data line while the clock line is high will be interpreted as control
signals.
Accordingly, the following bus conditions have been defined:
2.1.1 Bus not busy
Both data and clock lines remain high.
2.1.2 Start data transfer
A change in the state of the data line, from high to low, while the clock is high, defines the
START condition.