7/26
M24C64, M24C32
MEMORY ORGANIZATION
The memory is organized as shown in Figure 6..
Figure 6. Block Diagram
AI06899
WC
E1
E0
Control Logic
High Voltage
Generator
I/O Shift Register
Address Register
and Counter
Data
Register
1 Page
X Decoder
Y Decoder
SCL
SDA
E2
