Datasheet

DocID15567 Rev 6 9/53
L99H01 Block diagram and pin description
52
Figure 2. Pinning of device in PowerSSO-36 package
1. The slug is connected to pin 1.
1.2 Pinout LQFP32



























*1'
*1''
9
&&'
9
&&
(1
',5
3:0
&61
&/.
',
'2
1&
&62
1&
&6,
&6,
&6,
&6,
1&
1&
76$&7B2))
1&
*/
6/
*+
6+
6/
*/
6+
*+
&3
&3
&3
&3
&3
9
6
3RZHU662
("1($'5
Table 3. Pin definitions and functions
Pin Symbol Function
1 CP2- Charge pump pin for capacitor 2, negative side.
2 CP1+ Charge pump pin for capacitor 1, positive side.
3 CP1- Charge pump pin for capacitor 1, negative side.
4V
S
Power supply voltage (external reverse protection required).
For EMI reason a ceramic capacitor as close as possible to GND is
recommended.
5 GND Ground. Reference potential, connected to slug.
6 GNDD Digital ground. Reference potential.
7V
CCD
Logic voltage supply 3.3 V/5 V: for this input a ceramic capacitor as
close as possible to GND is recommended.
8V
CC
Analog voltage supply 3.3 V/5 V: for this input a ceramic capacitor as
close as possible to GND is recommended.
9 EN Enable input. The enable input has a pull-down resistor.