Datasheet

ManualsBrandsSTMICROELECTRONICS ManualsVoltage RegulatorsL5150GJTR

This is information on a product in full production.

October 2012 Doc ID 15540 Rev. 12 1/29

L5150GJ

5 V low dropout voltage regulator

Datasheet

−

production data

Features

■

Operating DC supply voltage range

5.6 V to 40 V

■

Low dropout voltage

■

Low quiescent current consumption

■

Precision output voltage 5 V +/- 2%

■

Reset circuit sensing the output voltage

■

Programmable reset pulse delay with external

capacitor

■

Adjustable reset threshold

■

Early warning

■

Very wide stability range with low value output

capacitor

■

Thermal shutdown and short-circuit protection

■

Wide temperature range (T

= -40°C to 150°C)

■

Enable input for enabling / disabling the voltage

regulator

Description

L5150GJ is a low dropout linear regulator with

microprocessor control functions such as power

on reset, low voltage reset, early warning, on/off

control. Typical quiescent current is 55 µA in very

low output current mode and enabled regulator. It

drops to 5 µA with not enabled regulator.

On chip trimming results in high output voltage

accuracy (2%). Accuracy is kept over wide

temperature range, line and load variation. Early

warning circuit monitors the input voltage and

compares it with an internal voltage reference.

Output voltage reset threshold can be adjusted

down to 3.5 V by means of an external voltage

divider.

The maximum input voltage is 40 V. The max

output current is internally limited. Internal

temperature protection disables the voltage

regulator output. In addition, only low-value

ceramic capacitor on output is required for

stability.

Max DC supply voltage V

40 V

Max output voltage tolerance ΔV

+/-2%

Max dropout voltage V

500 mV

Output current I

150 mA

Quiescent current I

5 µA

(1)

55 µA

(2)

1. Typical value with regulator disabled.

2. Typical value with regulator enabled.

3RZHU662

*$3*3

Table 1. Device summary

Package

Order codes

Tube Tape & reel

PowerSSO-12 L5150GJ L5150GJTR

www.st.com

Summary of content (29 pages)

PAGE 1
L5150GJ 5 V low dropout voltage regulator Datasheet − production data Features Max DC supply voltage VS 40 V Max output voltage tolerance ΔVo +/-2% Max dropout voltage Vdp 500 mV Io 150 mA Iqn 5 µA(1) 55 µA(2) Output current Quiescent current 1. Typical value with regulator disabled. *$3*3 Description L5150GJ is a low dropout linear regulator with microprocessor control functions such as power on reset, low voltage reset, early warning, on/off control.
PAGE 2
Contents L5150GJ Contents 1 Block diagram and pins description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2 Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 3 4 2.1 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2.2 Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2.3 Electrical characteristics . . . . . . . . . .
PAGE 3
L5150GJ List of tables List of tables Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9. Table 10. Table 11. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Pins description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 4
List of figures L5150GJ List of figures Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10. Figure 11. Figure 12. Figure 13. Figure 14. Figure 15. Figure 16. Figure 17. Figure 18. Figure 19. Figure 20. Figure 21. Figure 22. Figure 23. Figure 24. Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32. Figure 33. Figure 34. Figure 35. 4/29 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 5
L5150GJ 1 Block diagram and pins description Block diagram and pins description Figure 1. Block diagram 9R 9V 67$57 83 5HVHW $G M XVW DEOH 7KU HVKRO G 3RZ HU (Q 92/7$*( 5HV $GM 'U LY HU 5()(5(1&( 7KHU P DO &XUU HQW 6KXW GRZ Q OLP LW HU 5HV /RZ 9ROWDJH 5HVHW 9FU (:R (:L *1' *$3*36 Figure 2. Configuration diagram (top view) 7$% 6XEVWUDWH *$3*36 Doc ID 15540 Rev.
PAGE 6
Block diagram and pins description Table 2. 6/29 L5150GJ Pins description Pin Name Function 1 Res_Adj Reset adjustable threshold. Connected to an appropriate external voltage divider, it allows to properly set the reset threshold down to 3.5 V. Connect to GND if not needed. 2 Res Reset output. Internally connected to Vo through a 20 KΩ pull-up resistor. This pin is pulled low when Vo < Vo_th. Keep open if not needed. 3 Vcr Reset delay.
PAGE 7
L5150GJ Electrical specifications 2 Electrical specifications 2.1 Absolute maximum ratings Stressing the device above the rating listed in the Table 3: Absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Table 3.
PAGE 8
Electrical specifications 2.3 L5150GJ Electrical characteristics Values specified in this section are for VS = 5.6 V to 31 V, Tj = -40 °C to +150 °C unless otherwise stated. Table 5. Pin Symbol Vo Vo_ref Output voltage VS = 8 V to 18 V, Io = 8 mA to 150 mA 4.9 5.0 5.1 V Vo Vo_ref Output voltage VS = 5.6 V to 31 V, Io = 8 mA to 150 mA 4.85 5.0 5.15 V Vo Vo_ref Output voltage VS = 5.6 V to 31 V, Io = 0.1 mA to 8 mA 4.75 5.0 5.25 V Vo Ishort Short-circuit current VS = 13.5 V 0.
PAGE 9
L5150GJ Electrical specifications Table 5. Pin General (continued) Symbol Parameter Test condition Min. Typ. Max. Thermal protection temperature Tw 150 Thermal protection temperature hysteresis Tw_hy 190 10 Unit °C °C 1. Measured output current when the output voltage has dropped 100 mV from its nominal value obtained at 13.5 V and Io = 75 mA. 2. Vs - Vo measured dropout when the output voltage has dropped 100 mV from its nominal value obtained at 13.5 V and Io = 75 mA. 3. Guaranteed by design.
PAGE 10
Electrical specifications Table 7. Early warning Pin Symbol Parameter EWi VEWi_thl EWi VEWi_thh EWi VEWi_thhyst EWi IEWi_lkg EW input leakage current VEWi = 2.5 V, VS > 4 V -1 EWo REWo Pull up internal resistance Versus Vo 10 EWo VEWo_lv EW output low voltage (with external pull up) VEWi < 2.35 V, VS > 4 V, Rext = 5 kΩ EWo IEWo_lkg EW output leakage current VEWo = 5 V Table 8. 10/29 L5150GJ Test condition Min. Typ. Max. Unit EW input low threshold voltage 2.35 2.50 2.
PAGE 11
L5150GJ Electrical specifications 2.4 Electrical characteristics curves Figure 3. Output voltage vs. Tj Figure 4. Output voltage vs. VS 9R UHI 9 9RBUHI 9 ,R P$ 9V 9 ,R P$ 7F & 96 9 7M & *$3*&)7 *$3*&)7 Figure 5. Output voltage vs. VEn Figure 6. 9RBUHI 9 Drop voltage vs.
PAGE 12
Electrical specifications Figure 9. L5150GJ Current consumption vs. input voltage (Io = 0.1 mA) Figure 10. Current consumption vs. input voltage (Io = 75 mA) ,TQ $ ,TQ P$ (Q +LJK 9V 9 9V 9 Current limitation vs. Tj *$3*36 *$3*&)7 Figure 11. Figure 12. Current limitation vs.
PAGE 13
L5150GJ Electrical specifications Figure 15. VEn_high vs. Tj Figure 16. VEn_low vs. Tj 9HQBORZ 9 9HQBKLJK 9 9V 9 WR 9 9V 9 WR 9 7M & 7M & *$3*36 Figure 17. VRhth vs. Tj *$3*36 Figure 18. VRlth vs.
PAGE 14
Electrical specifications L5150GJ Figure 21. Icr vs. Tj Figure 22. Idr vs. Tj ,GU $ ,FU $ 9V 9 WR 9 9V 9 WR 9 *$3*&)7 Figure 23. PSRR 3655 >G%@ &R Q) )5(48(1&< >.
PAGE 15
L5150GJ Application information 3 Application information 3.1 Voltage regulator The voltage regulator uses a p-channel mos transistor as a regulating element. With this structure a very low dropout voltage at current up to 150 mA is obtained. The output voltage is regulated up to input supply voltage of 40 V. The high-precision of the output voltage (2%) is obtained with a pre-trimmed reference voltage. The voltage regulator automatically adapts its own quiescent current to the output current level.
PAGE 16
Application information L5150GJ Figure 25. Stability region (65 2KP 67$%,/,7< 5(*,21 (65PLQ 817(67(' 5(*,21 &R ) *$3*36 Note: The curve which describes the minimum ESR is derived from characterization data on the regulator with connected ceramic capacitors which feature low ESR values (at 100 kHz).
PAGE 17
L5150GJ 3.2 Application information Reset The reset circuit monitors the output voltage Vo. If the output voltage becomes lower than Vo_th then Res goes low with a delay time (trr). When the output voltage becomes higher than Vo_th then Res goes high with a delay time trd. This delay is obtained by 32 periods of oscillator.
PAGE 18
Application information L5150GJ Reset pulse delay Trd is given by: Equation 2 trd = 32 x Tosc The Output Voltage Reset threshold can be adjusted via an external voltage divider R1 + R2 (R1 connected between Res_Adj and V0, R2 connected between Res_Adj and GND) according to the following formula: Equation 3 Vthre = [(R1 + R2) / R2] * VRes_adj The Output Voltage Reset threshold can be decreased down to 3.5 V.
PAGE 19
L5150GJ 3.3 Application information Early warning This circuit compares the EWi input signal with the internal voltage reference (typically 2.5 V). The use of an external voltage divider makes the comparator very flexible in the application. This function can be used to supervise the supply input voltage either before or after the protection diode and to give additional information to the microprocessor such as low voltage warnings. Figure 28.
PAGE 20
Package and PCB thermal data L5150GJ 4 Package and PCB thermal data 4.1 PowerSSO-12 thermal data Figure 29. PowerSSO-12 PC board . *$3*&)7 1. Layout condition of Rth and Zth measurements (PCB: double layer, thermal vias, FR4 area = 77 mm x 86 mm, PCB thickness =1.6 mm, Cu thickness = 70 µm (front and back side) thermal vias separation 1.2 mm, thermal via diameter 0.3 mm +/- 0.08 mm, Cu thickness on vias 25 µm, footprint dimension 4.1 mm x 6.5 mm ). Figure 30.
PAGE 21
L5150GJ Package and PCB thermal data Figure 31. PowerSSO-12 thermal impedance junction ambient single pulse =7+ & : &X FP &X FP &X IRRW SULQW 7LPH V ("1($'5 Equation 4: pulse calculation formula Z THδ = R TH ⋅δ+Z THtp (1 – δ) where δ = tP/T Figure 32. Thermal fitting model of Vreg in PowerSSO-12 *$3*&)7 Doc ID 15540 Rev.
PAGE 22
Package and PCB thermal data Table 9. 22/29 L5150GJ PowerSSO-12 thermal parameter Area (cm2) Footprint R1 (°K/W) 1.53 R2 (°K/W) 3.21 R3 (°K/W) 5.2 R4 (°K/W) 2 8 7 7 8 R5 (°K/W) 22 15 10 R6 (°K/W) 26 20 15 C1 (W.s/°K) 0.00004 C2 (W.s/°K) 0.0016 C3 (W.s/°K) 0.08 C4 (W.s/°K) 0.2 0.1 0.1 C5 (W.s/°K) 0.27 0.8 1 C6 (W.s/°K) 3 6 9 Doc ID 15540 Rev.
PAGE 23
L5150GJ Package and packing information 5 Package and packing information 5.1 ECOPACK® In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark. 5.2 PowerSSO-12 mechanical data Figure 33. PowerSSO-12 package dimensions *$3*&)7 Doc ID 15540 Rev.
PAGE 24
Package and packing information Table 10. L5150GJ PowerSSO-12 mechanical data Millimeters Symbol Min. Max. A 1.250 1.620 A1 0.000 0.100 A2 1.100 1.650 B 0.230 0.410 C 0.190 0.250 D 4.800 5.000 E 3.800 4.000 e 0.800 H 5.800 6.200 h 0.250 0.500 L 0.400 1.270 k 0° 8° X 1.900 2.500 Y 3.600 4.200 ddd 24/29 Typ. 0.100 Doc ID 15540 Rev.
PAGE 25
L5150GJ 5.3 Package and packing information PowerSSO-12 packing information Figure 34. PowerSSO-12 tube shipment (no suffix) % %DVH T W\ %XON T W\ 7XEH OHQJWK $ % & & $ $OO GLPHQVLRQV DUH LQ PP *$3*36 Figure 35.
PAGE 26
Revision history 6 L5150GJ Revision history Table 11. Document revision history Date Revision 09-Aug-2007 1 Initial release. 2 Modified Description on cover page. Updated Table 5.: General: – changed Vo_ref, Vline, Vload test conditions – added notes to Ilim and Vdp parameters – added Ioth_H, Ioth_L, Ioth parameters. Updated Table 6.: Reset: – added VRes_adj parameter – changed VRlth values (min./ typ./ max.) from 17/20/23 to 20/23/26 (% Vo_ref). Updated Table 8.: Enable: – changed VEn_hyst typ.
PAGE 27
L5150GJ Revision history Table 11.
PAGE 28
Revision history L5150GJ Table 11. Document revision history (continued) Date Changes 6 Changed document title Table 5: General – Ioth_H, Ioth_L: added test condition Updated Figure 4: Output voltage vs. VS Section 3.3: Early warning – changed internal voltage reference typical value from 1.23 V to 2.5 V Updated Figure 31: PowerSSO-12 thermal impedance junction ambient single pulse 7 Updated features list. Updated Table 2: Pins description. Updated Section 3.1: Voltage regulator.
PAGE 29
L5150GJ Please Read Carefully: Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale.