Data Sheet

Figure 14. Two layer PCB layout for version Y
Layer 1 Layer 2
Figure 15. Two layer PCB layout for version X
Layer 1 Layer 2
STM32WB5MMG
DS13252 - Rev 3
page 21/41