Datasheet

DocID14771 Rev 15 83/121
STM8S105x4/6 Electrical characteristics
90
Figure 43. SPI timing diagram - master mode
1. Measurement points are at CMOS levels: 0.3 V
DD
and 0.7 V
DD
.
DLF
6&.2XWSXW
&3+$ 
026,
287387
0,62
,13 87
&3+$ 
/6%287
/6%,1
&32/ 
&32/ 
% , 7287
166LQSXW
W
F6&.
W
Z6&.+
W
Z6&./
W
U6&.
W
I6&.
W
K0,
+LJK
6&.2XWSXW
&3+$ 
&3+$ 
&32/ 
&32/ 
W
VX0,
W
Y02
W
K02
06%,1
%,7,1
06%287