Datasheet

DocID14771 Rev 15 31/121
STM8S105x4/6 Memory and register map
50
6 Memory and register map
6.1 Memory map
Figure 7. Memory map
The following table lists the boundary addresses for each memory size. The top of the stack
is at the RAM end address in each case.
06Y9
[))))
)ODVKSURJUDPPHPRU\
WR.E\WH
[
5$0
[))
.E\WH
E\WHVWDFN
[
[))
.E\WHGDWD((3520
5HVHUYHG
5HVHUYHG
5HVHUYHG
[
[
[)))
[))
[
LQWHUUXSWYHFWRUV
[)
*3,2DQGSHULSKUHJ
[
[))
[
[)))
[)
[)))
[())
&386:,0GHEXJ,7&
UHJLVWHUV
[)
5HVHUYHG
5HVHUYHG
2SWLRQE\WHV
[
[
.E\WHERRW520
5HVHUYHG
[)))
[
[))
[