Datasheet

Electrical characteristics
STM8S105xx
Figure 41: SPI timing diagram - slave mode and CPHA = 0
Figure 42: SPI timing diagram - slave mode and CPHA = 1(1)
1. Measurement points are made at CMOS levels: 0.3 V
DD
and 0.7 V
DD
.
72/99 DocID14771 Rev 13