Datasheet

DocID018576 Rev 5 79/103
STM8S003F3 STM8S003K3 Electrical characteristics
87
Figure 40. SPI timing diagram - master mode
(1)
1. Measurement points are done at CMOS levels: 0.3 V
DD
and 0.7 V
DD.
AI6
3#+/UTPUT
#0(! 
-/3)
/54054
-)3/
).0 54
#0(! 
-3").
- 3"/54
") 4).
,3"/54
,3").
#0/,
#0/,
" ) 4/54
.33INPUT
T
C3#+
T
W3#+(
T
W3#+,
T
R3#+
T
F3#+
T
H-)
(IGH
3#+/UTPUT
#0(!
#0(!
#0/,
#0/,
T
SU-)
T
V-/
T
H-/