Datasheet
DocID16554 Rev 4 13/136
STM32F103xF, STM32F103xG Description
132
Figure 2. Clock tree
1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is
64 MHz.
2. For the USB function to be available, both HSE and PLL must be enabled, with the USBCLK at 48 MHz.
3. To have an ADC conversion time of 1 µs, APB2 must be at 14 MHz, 28 MHz or 56 MHz.
DL
+6(26&
0+]
26&B,1
26&B287
26&B,1
26&B287
/6(26&
N+]
+6,5&
0+]
/6,5&
N+]
WR,QGHSHQGHQW:DWFKGRJ,:'*
3//
[[[
3//08/
+6( +LJKVSHHGH[WHUQDOFORFNVLJQDO
/6(
/6,
+6,
/HJHQG
0&2
&ORFN2XWSXW
0DLQ
3//;735(
[
$+%
3UHVFDOHU
3//&/.
+6,
+6(
$3%
3UHVFDOHU
$'&
3UHVFDOHU
$'&&/.
3&/.
+&/.
3//&/.
WR$+%EXVFRUH
PHPRU\DQG'0$
86%&/.
WR86%LQWHUIDFH
86%
3UHVFDOHU
WR$'&RU
/6(
/6,
+6,
+6,
+6(
SHULSKHUDOV
WR$3%
3HULSKHUDO&ORFN
(QDEOH
(QDEOH
3HULSKHUDO&ORFN
$3%
3UHVFDOHU
3&/.
7,0
WR7,0
DQG7,0
SHULSKHUDOVWR$3%
3HULSKHUDO&ORFN
(QDEOH
(QDEOH
3HULSKHUDO&ORFN
0+]
0+]PD[
0+]
0+]PD[
0+]PD[
WR57&
3//65&
6:
0&2
&66
WR&RUWH[6\VWHPWLPHU
&ORFN
(QDEOH
6<6&/.
PD[
57&&/.
57&6(/>@
7,0[&/.
7,0[&/.
,:'*&/.
6<6&/.
)&/.&RUWH[
IUHHUXQQLQJFORFN
7,0
WR7,0
DQG7,0
7R 6',2$+%LQWHUIDFH
3HULSKHUDOFORFN
HQDEOH
+&/.
WR)60&
)60&&/.
WR6',2
3HULSKHUDOFORFN
HQDEOH
3HULSKHUDOFORFN
HQDEOH
WR,6
WR,6
3HULSKHUDOFORFN
HQDEOH
3HULSKHUDOFORFN
HQDEOH
,6&/.
,6&/.
6',2&/.
,I$3%SUHVFDOHU [
HOVH[
,I$3%SUHVFDOHU [
HOVH[
+LJKVSHHGLQWHUQDOFORFNVLJQDO
/RZVSHHGLQWHUQDOFORFNVLJQDO
/RZVSHHGH[WHUQDOFORFNVLJQDO
)/,7)&/.
WR)ODVKSURJUDPPLQJLQWHUIDFH
Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.