Datasheet

DS5792 Rev 13 95/143
STM32F103xC, STM32F103xD, STM32F103xE Electrical characteristics
135
Figure 47. Recommended NRST pin protection
1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the V
IL(NRST)
max level specified in
Table 49. Otherwise the reset will not be taken into account by the device.
5.3.16 TIM timer characteristics
The parameters given in Table 50 are guaranteed by design.
Refer to Section 5.3.14: I/O port characteristics for details on the input/output alternate
function characteristics (output compare, input capture, external clock, PWM output).
DLF
670)
5
38
1567

9
''
)LOWHU
,QWHUQDO5HVHW
)
([WHUQDO
UHVHWFLUFXLW

Table 50. TIMx
(1)
characteristics
1. TIMx is used as a general term to refer to the TIM1, TIM2, TIM3 and TIM4 timers.
Symbol Parameter Conditions Min Max Unit
t
res(TIM)
Timer resolution time
-1-t
TIMxCLK
f
TIMxCLK
= 72 MHz 13.9 - ns
f
EXT
Timer external clock
frequency on CH1 to CH4
-0f
TIMxCLK
/2 MHz
f
TIMxCLK
= 72 MHz 0 36 MHz
Res
TIM
Timer resolution - - 16 bit
t
COUNTER
16-bit counter clock
period when internal clock
is selected
- 1 65536 t
TIMxCLK
f
TIMxCLK
= 72 MHz 0.0139 910 µs
t
MAX_COUNT
Maximum possible count
- - 65536 × 65536 t
TIMxCLK
f
TIMxCLK
= 72 MHz - 59.6 s