Datasheet

Electrical characteristics STM32F103xC, STM32F103xD, STM32F103xE
68/143 DS5792 Rev 13
Figure 26. Asynchronous multiplexed PSRAM/NOR read waveforms
Table 32. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings
(1)(2)
1. C
L
= 15 pF.
2. Guaranteed by characterization results.
Symbol Parameter Min Max Unit
t
w(NE)
FSMC_NE low time 3t
HCLK
– 1 3t
HCLK
+ 2 ns
t
v(NWE_NE)
FSMC_NEx low to FSMC_NWE low t
HCLK
– 0.5 t
HCLK
+ 1.5 ns
t
w(NWE)
FSMC_NWE low time t
HCLK
– 0.5 t
HCLK
+ 1.5 ns
t
h(NE_NWE)
FSMC_NWE high to FSMC_NE high hold time t
HCLK
-ns
t
v(A_NE)
FSMC_NEx low to FSMC_A valid - 7.5 ns
t
h(A_NWE)
Address hold time after FSMC_NWE high t
HCLK
-ns
t
v(BL_NE)
FSMC_NEx low to FSMC_BL valid - 0 ns
t
h(BL_NWE)
FSMC_BL hold time after FSMC_NWE high t
HCLK
– 0.5 - ns
t
v(Data_NE)
FSMC_NEx low to Data valid - t
HCLK
+ 7 ns
t
h(Data_NWE)
Data hold time after FSMC_NWE high t
HCLK
-ns
t
v(NADV_NE)
FSMC_NEx low to FSMC_NADV low - 5.5 ns
t
w(NADV)
FSMC_NADV low time - t
HCLK
+ 1.5 ns
.",
$ATA
&3-#?.",;=
&3-#?
!$;=
T
V",?.%
T
H$ATA?.%
!DDRESS
&3-#?!;=
T
V!?.%
&3-#?.7%
T
V!?.%
AIB
!DDRESS
&3-#?.!$6
T
V.!$6?.%
T
W.!$6
T
SU$ATA?.%
T
H!$?.!$6
&3-#?.%
&3-#?./%
T
W.%
T
W./%
T
V./%?.%
T
H.%?./%
T
H!?./%
T
H",?./%
T
SU$ATA?./%
T
H$ATA?./%