Datasheet

DS5792 Rev 13 13/143
STM32F103xC, STM32F103xD, STM32F103xE Description
135
Figure 2. Clock tree
1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is
64 MHz.
2. For the USB function to be available, both HSE and PLL must be enabled, with the USBCLK at 48 MHz.
3. To have an ADC conversion time of 1 µs, APB2 must be at 14 MHz, 28 MHz or 56 MHz.
+6(26&
0+]
26&B,1
26&B287
26&B,1
26&B287
/6(26&
N+]
+6,5&
0+]
/6,5&
N+]
WR,QGHSHQGHQW:DWFKGRJ,:'*
3//
[[[
3//08/
+6( +LJK6SHHG([WHUQDOFORFNVLJQDO
/6( /RZ6SHHG([WHUQDOFORFNVLJQDO
/6, /RZ6SHHG,QWHUQDOFORFNVLJQDO
+6, +LJK6SHHG,QWHUQDOFORFNVLJQDO
/HJHQG
0&2
&ORFN2XWSXW
0DLQ
3//;735(

[
$+%
3UHVFDOHU


3//&/.
+6,
+6(
$3%
3UHVFDOHU

$'&
3UHVFDOHU

$'&&/.
3&/.
+&/.
3//&/.
WR$+%EXVFRUH
PHPRU\DQG'0$
86%&/.
WR86%LQWHUIDFH
86%
3UHVFDOHU

WR$'&RU
/6(
/6,
+6,


+6,
+6(
SHULSKHUDOV
WR$3%
3HULSKHUDO&ORFN
(QDEOHELWV
(QDEOHELWV
3HULSKHUDO&ORFN
$3%
3UHVFDOHU

3&/.
7,0WLPHUV
WR7,0DQG7,0
SHULSKHUDOVWR$3%
3HULSKHUDO&ORFN
(QDEOHELWV
(QDEOHELW
3HULSKHUDO&ORFN
0+]
0+]PD[
0+]
0+]PD[
0+]PD[
WR57&
3//65&
6:
0&2
&66
WR&RUWH[6\VWHPWLPHU

&ORFN
(QDEOHELWV
6<6&/.
PD[
57&&/.
57&6(/>@
7,0[&/.
7,0;&/.
,:'*&/.
6<6&/.
)&/.&RUWH[
IUHHUXQQLQJFORFN

7,0
WR7,0DQG
7R6',2$+%LQWHUIDFH
3HULSKHUDOFORFN
HQDEOH
+&/.
WR)60&
)60&&/.
WR6',2
3HULSKHUDOFORFN
HQDEOH
3HULSKHUDOFORFN
HQDEOH
WR,6
WR,6
3HULSKHUDOFORFN
HQDEOH
3HULSKHUDOFORFN
HQDEOH
,6&/.
,6&/.
6',2&/.
DLE
,I$3%SUHVFDOHU [
HOVH [
,I$3%SUHVFDOHU [
HOVH[
)/,7)&/.
WR)ODVKSURJUDPPLQJLQWHUIDFH