Datasheet

ManualsBrandsST ManualsEmbedded Processors & ControllersMicrocontroller 32bit 128KB LQFP

Pin descriptions STM32F103x8, STM32F103xB

26/84

A4 46 62 96 - PB9 I/O FT PB9 TIM4_CH4

(6)

I2C1_SDA /

CANTX

D4 - - 97 - PE0 I/O FT PE0 TIM4_ETR

C4 - - 98 - PE1 I/O FT PE1

E5 47 63 99 36 V

SS_3

F5 48 64 100 1 V

DD_3

1. I = input, O = output, S = supply, HiZ = high impedance.

2. FT = 5 V tolerant.

3. Function availability depends on the chosen device. For devices having reduced peripheral counts, it is always the lower

number of peripheral that is included. For example, if a device has only one SPI and two USARTs, they will be called SPI1

and USART1 & USART2, respectively. Refer to Table 2 on page 8.

4. PC13, PC14 and PC15 are supplied through the power switch and since the switch only sinks a limited amount of current

(3 mA), the use of GPIOs PC13 to PC15 is restricted: only one I/O at a time can be used as an output, the speed has to be

limited to 2 MHz with a maximum load of 30 pF and these I/Os must not be used as a current source (e.g. to drive an LED).

5. Main function after the first backup domain power-up. Later on, it depends on the contents of the Backup registers even

after reset (because these registers are not reset by the main reset). For details on how to manage these IOs, refer to the

Battery backup domain and BKP register description sections in the STM32F10xxx reference manual, available from the

STMicroelectronics website: www.st.com.

6. This alternate function can be remapped by software to some other port pins (if available on the used package). For more

details, refer to the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual, available

from the STMicroelectronics website: www.st.com.

7. The pins number 2 and 3 in the VFQFPN36 package, and 5 and 6 in the LQFP48 and LQFP64 packages are configured as

OSC_IN/OSC_OUT after reset, however the functionality of PD0 and PD1 can be remapped by software on these pins. For

the LQFP100 package, PD0 and PD1 are available by default, so there is no need for remapping. For more details, refer to

the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual.

The use of PD0 and PD1 in output mode is limited as they can only be used at 50 MHz in output mode.

Table 4. Medium-density STM32F103xx pin definitions (continued)

Pins

Pin name

Type

(1)

I / O Level

(2)

Main

function

(3)

(after reset)

Alternate functions

BGA100

LQFP48

LQFP64

LQFP100

VFQFPN36

Default Remap