Datasheet

ManualsBrandsST ManualsEmbedded Processors & ControllersMicrocontroller 32bit 128KB LQFP

STM32F103x8, STM32F103xB Pin descriptions

25/84

B10 33 45 71 24 PA12 I/O FT PA12

USART1_RTS/

CANTX

(6)

TIM1_ETR

(6)

USBDP

A10 34 46 72 25 PA13/JTMS/SWDIO I/O FT JTMS/SWDIO PA13

F8 - - 73 - Not connected

E6 35 47 74 26 V

SS_2

F6 36 48 75 27 V

DD_2

A9 37 49 76 28 PA14/JTCK/SWCLK I/O FT JTCK/SWCLK PA14

A8 38 50 77 29 PA15/JTDI I/O FT JTDI PA15

TIM2_CH1_ETR/

SPI1_NSS

B9 - 51 78 PC10 I/O FT PC10 USART3_TX

B8 - 52 79 PC11 I/O FT PC11 USART3_RX

C8 - 53 80 PC12 I/O FT PC12 USART3_CK

D8 5 5 81 2 PD0 I/O FT OSC_IN

(7)

CANRX

E8 6 6 82 3 PD1 I/O FT OSC_OUT

(7)

CANTX

B7 54 83 - PD2 I/O FT PD2 TIM3_ETR

C7 - - 84 - PD3 I/O FT PD3 USART2_CTS

D7 - - 85 - PD4 I/O FT PD4 USART2_RTS

B6 - - 86 - PD5 I/O FT PD5 USART2_TX

C6 - - 87 - PD6 I/O FT PD6 USART2_RX

D6 - - 88 - PD7 I/O FT PD7 USART2_CK

A7 39 55 89 30 PB3/JTDO I/O FT JTDO PB3/TRACESWO

TIM2_CH2 /

SPI1_SCK

A6 40 56 90 31 PB4/JNTRST I/O FT JNTRST PB4

TIM3_CH1 /

SPI1_MISO

C5 41 57 91 32 PB5 I/O PB5 I2C1_SMBAl

TIM3_CH2 /

SPI1_MOSI

B5 42 58 92 33 PB6 I/O FT PB6

I2C1_SCL

(6)

TIM4_CH1

(6)

USART1_TX

A5 43 59 93 34 PB7 I/O FT PB7

I2C1_SDA

(6)

TIM4_CH2

(6)

USART1_RX

D5 44 60 94 35 BOOT0 I BOOT0

B4 45 61 95 - PB8 I/O FT PB8 TIM4_CH3

(6)

I2C1_SCL /

CANRX

Table 4. Medium-density STM32F103xx pin definitions (continued)

Pins

Pin name

Type

(1)

I / O Level

(2)

Main

function

(3)

(after reset)

Alternate functions

BGA100

LQFP48

LQFP64

LQFP100

VFQFPN36

Default Remap