Datasheet

DocID15060 Rev 7 13/99
STM32F103x4, STM32F103x6 Description
98
Figure 2. Clock tree
1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is
64 MHz.
2. For the USB function to be available, both HSE and PLL must be enabled, with USBCLK running at 48
MHz.
3. To have an ADC conversion time of 1 µs, APB2 must be at 14 MHz, 28 MHz or 56 MHz.
(3%/3#
-(Z
/3#?).
/3#?/54
/3#?).
/3#?/54
,3%/3#
K(Z
(3)2#
-(Z
,3)2#
K(Z
TO)NDEPENDENT7ATCHDOG)7$'
0,,
XXX
0,,-5,
,EGEND
-#/
#LOCK/UTPUT
-AIN
0,,8402%

X
!("
0RESCALER


0,,#,+
(3)
(3%
!0"
0RESCALER

!$#
0RESCALER

!$##,+
0#,+
(#,+
0,,#,+
TO!("BUSCORE
MEMORYAND$-!
53"#,+
TO53"INTERFACE
TO4)-4)-
53"
0RESCALER

TO!$#
,3%
,3)
(3)


(3)
(3%
PERIPHERALS
TO!0"
0ERIPHERAL#LOCK
%NABLEBITS
%NABLEBITS
0
ERIPHERAL#LOCK
!0"
0RESCALER

0#,+
TO4)-
PERIPHERALS
TO!0"
0ERIPHERAL#LOCK
%NABLEBITS
%NABLEBIT
0ERIPHERAL#LOCK
-(Z
-(ZMAX
-(Z
-(ZMAX
-(ZMAX
TO24#
0,,32#
37
-#/
#33
TO#ORTEX3YSTEMTIMER

#LOCK
%NABLEBITS
393#,+
MAX
24##,+
24#3%,;=
4)-#,+
4)-8#,+
)7$'#,+
393#,+
&#,+#ORTEX
FREERUNNINGCLOCK
4)-4)-
)F!0"PRESCALERX
ELSEX
4)-TIMER
)F!0"PRESCALERX
ELSEX
(3%HIGHSPEEDEXTERNALCLOCKSIGNAL
(3)HIGHSPEEDINTERNALCLOCKSIGNAL
,3)LOWSPEEDINTERNALCLOCKSIGNAL
,3%LOWSPEEDEXTERNALCLOCKSIGNAL
AI