Datasheet

ST7LITE0xY0, ST7LITESxY0
51/124
LITE TIMER (Cont’d)
Input Capture
The 8-bit input capture register is used to latch the
free-running upcounter after a rising or falling edge
is detected on the LTIC pin. When an input capture
occurs, the ICF bit is set and the LTICR register
contains the value of the free-running upcounter.
An interrupt is generated if the ICIE bit is set. The
ICF bit is cleared by reading the LTICR register.
The LTICR is a read only register and always con-
tains the data from the last input capture. Input
capture is inhibited if the ICF bit is set.
11.1.4 Low Power Modes
11.1.5 Interrupts
Note: The TBF and ICF interrupt events are con-
nected to separate interrupt vectors (see Inter-
rupts chapter).
Timebase and IC events generate an interrupt if
the enable bit is set in the LTCSR register and the
interrupt mask in the CC register is reset (RIM in-
struction).
Figure 33. Input Capture Timing Diagram
Mode Description
SLOW
No effect on Lite timer
(this peripheral is driven directly by
f
OSC
/32)
WAIT No effect on Lite timer
ACTIVE HALT No effect on Lite timer
HALT Lite timer stops counting
Interrupt
Event
Event
Flag
Enable
Control
Bit
Exit
from
Wait
Exit
from
Halt
Exit
from
Active-
Halt
Timebase
Event
TBF TBIE
Yes No
Yes
IC Event ICF ICIE No
04h
8-bit COUNTER
t
01h
f
OSC
/32
xxh
02h 03h 05h 06h 07h
04h
LTIC PIN
ICF FLAG
LTICR REGISTER
CLEARED
4µs
(@ 8 MHz f
OSC
)
f
CPU
BY S/W
07h
READING
LTIC REGISTER
1