Datasheet
Figure 20. Alarm interrupt reset waveform
ALARM FLAG BIT (AF)
0Fh0Eh 00h
HIGH-Z
IRQ/OUT or
IRQ/FT/OUT
Register address
Table 6. Alarm repeat modes
RPT5 RPT4 RPT3 RPT2 RPT1 Alarm setting
1 1 1 1 1 Once per second
1 1 1 1 0 Once per minute
1 1 1 0 0 Once per hour
1 1 0 0 0 Once per day
1 0 0 0 0 Once per month
0 0 0 0 0 Once per year
3.4 Watchdog timer
The watchdog timer can be used to detect an out-of-control microprocessor. The user programs the watchdog
timer by setting the desired amount of time-out into the watchdog register, address 09h.
Bits BMB4-BMB0 store a binary multiplier and the three bits RB2-RB0 select the resolution where:
000=1/16 second (16 Hz);
001=1/4 second (4 Hz);
010=1 second (1 Hz);
011=4 seconds (1/4 Hz); and
100 = 1 minute (1/60 Hz).
Note: Invalid combinations (101, 110, and 111) will NOT enable a watchdog time-out. Setting BMB4-BMB0 =
00000 with any combination of RB2-RB0, other than 000, will result in an immediate watchdog time-out.
The amount of time-out is then determined to be the multiplication of the five-bit multiplier value with the
resolution. (For example: writing 00001110 in the watchdog register = 3*1 or 3 seconds). If the processor does not
reset the timer within the specified period, the M41T6x sets the WDF (watchdog flag) and generates an interrupt
on the
IRQ pin (M41T62), or a watchdog output pulse (M41T65 only) on the WDO pin. The watchdog timer can
only be reset by having the microprocessor perform a WRITE of the watchdog register. The time-out period then
starts over.
Should the watchdog timer time out, any value may be written to the watchdog register in order to clear the
IRQ
pin. A value of 00h will disable the watchdog function until it is again programmed to a new value. A READ of the
flags register will reset the watchdog flag (bit D7; register 0Fh). The watchdog function is automatically disabled
upon power-up, and the watchdog register is cleared.
Note: A WRITE to any clock register will restart the watchdog timer.
M41T62, M41T64, M41T65
Watchdog timer
DS3840 - Rev 24
page 18/42










