Datasheet

Instructions M24M01-R M24M01-DF
18/47 DocID12943 Rev 14
5.1.6 Minimizing Write delays by polling on ACK
The maximum Write time (t
w
) is shown in AC characteristics tables in Section 8: DC and AC
parameters, but the typical time is shorter. To make use of this, a polling sequence can be
used by the bus master.
The sequence, as shown in Figure 9, is:
• Initial condition: a Write cycle is in progress.
• Step 1: the bus master issues a Start condition followed by a device select code (the
first byte of the new instruction).
• Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and
the bus master goes back to Step 1. If the device has terminated the internal Write
cycle, it responds with an Ack, indicating that the device is ready to receive the second
part of the instruction (the first byte of this instruction having been sent during Step 1).
Figure 9. Write cycle polling flowchart using ACK
1. The seven most significant bits of the Device Select code of a Random Read (bottom right box in the figure) must be
identical to the seven most significant bits of the Device Select code of the Write (polling instruction in the figure).
:ULWHF\FOH
LQSURJUHVV
$,H
1H[W
2SHUDWLRQLV
DGGUHVVLQJWKH
PHPRU\
6WDUWFRQGLWLRQ
$&.
UHWXUQHG
<(6
12
<(612
5H6WDUW
6WRS
'DWDIRUWKH
:ULWHRSHUDWLRQ
6HQG$GGUHVV
DQG5HFHLYH$&.
<(612
&RQWLQXHWKH
:ULWHRSHUDWLRQ
&RQWLQXHWKH
5DQGRP5HDGRSHUDWLRQ
'HYLFHVHOHFW
ZLWK5: 
)LUVWE\WHRILQVWUXFWLRQ
ZLWK5: DOUHDG\
GHFRGHGE\WKHGHYLFH
'HYLFHVHOHFW
ZLWK5: 
6WDUW&RQGLWLRQ