Datasheet

RESET AND POWER FAIL FUNCTIONS
Symbol Parameter Test Conditions Min. Typ. Max. Unit Fig.
V
9R
Rising Thereshold Voltage
(pin 9)
V
i
= 15 to 50V
V
4
= 5.3V
V
ref
-130
V
ref
-100
V
ref
-80
V
mV
7D
V
9F
Falling Thereshold Voltage
(pin 9)
Vi = 15 to 50V
V
4
= 5.3V
4.77 Vref
-200
V
ref
-160
V
mV
7D
V
2H
Delay High Threshold Volt. Vi = 15 to 50V
V
4
= 5.3V V
9
=V
13
4.95 5.1 5.25 V 7D
V
2L
Delay Low Threshold Volt. Vi = 15 to 50V
V
4
= 4.7V V
9
=V
13
1 1.1 1.2 V 7D
I
2SO
Delay Source Current V
4
= 5.3V; V
2
=3V 306080µA7D
I
2SI
Delay Source Sink Current V
4
= 4.7V; V
2
=3V 10 mA 7D
V
3S
Output Saturation Voltage I
3
= 15mA; S1 = B V
4
= 4.7V 0.4 V 7D
I
3
Output Leak Current V3 = 50V; S1 = A 100 µA7D
V
4R
Rising Threshold Voltage V9 = V
13
4.955 5.1 5.25 V 7D
V
4H
Hysteresis 0.4 0.5 0.6 V 7D
I
4
Input Bias Current 1 3 µA7D
ELECTRICAL CHARACTERISTICS (continued)
Figure 5 : Testand EvaluationBoardCircuit.
TYPICAL PERFORMANCES (using evaluation board) :
n = 83% (V
i
= 35V ; V
o
=VREF;I
o
= 3.5A ; f
sw
= 100KHz)
V
o RIPPLE
= 30mV (at 1A)
Line regulation = 12mV(V
i
= 15 to 50V)
Load regulation = 8mV (I
o
= 1 to 3.5A)
for component values Refer to the fig. 5 (Part list).
L4974A
9/22