Data Sheet

Page 28 ams Datasheet

Document Feedback [v1-00] 2016-Nov-25

AS7263 − Detailed Description

UART Interface

If selected by the I2C_ENB pin setting, the UART module imple-

ments the TX and RX signals as defined in the RS-232 / V.24

standard communication protocol.

It has on both, receive and transmit path, a 16 entry deep FIFO.

It can generate interrupts as required.

UART Feature List

• Full Duplex Operation (Independent Serial Receive and

Transmit Registers) with FIFO buffer of 8 byte for each.

• At a clock rate of 16MHz it supports communication at

115200Baud.

• Supports Serial Frames with 8 Data Bits, 1 Parity Bit and 1

Stop Bit.

• High Resolution Baud Rate Generator.

Theory of Operation

Transmission

If data is available in the transmit FIFO, it will be moved into the

output shift register and the data will be transmitted at the

configured Baud Rate, starting with a Start Bit (logic zero) and

followed by a Stop Bit (logic one).

Reception

At any time, with the receiver being idle, if a falling edge of a

start bit is detected on the input, a byte will be received and

stored in the receive FIFO. The following Stop Bit will be checked

to be logic one.

1. With UART operation, min VDD of 2.97V is required as shown in Electrical Characteristics Figures.

FPvalue 1()x1 2

2–

+()x2

3–()

0.15625==