Datasheet

± 2g / 4g / 8g / 16g Tri-axis Digital
Accelerometer Specifications
PART NUMBER:
KX132-1211
Rev. 1.0
31-Jul-2019
36 Thornwood Dr. – Ithaca, NY 14850 © 2019 Kionix – All Rights Reserved
tel: [phone] – fax:[phone]-0.2
www.kionix.com - [e-mail] Page 24 of 31
SPI Communications
4-Wire SPI Interface
The KX132-1211 also utilizes an integrated 4-Wire Serial Peripheral Interface (SPI) for digital communication. The SPI
interface is primarily used for synchronous serial communication between one Master device and one or more Slave
devices. The Master, typically a micro controller, provides the SPI clock signal (SCLK) and determines the state of Chip
Select (nCS). The KX132-1211 always operates as a Slave device during standard Master-Slave SPI operation.
4-wire SPI is a synchronous serial interface that uses two control and two data lines. With respect to the Master, the Serial
Clock output (SCLK), the Data Output (SDI or MOSI) and the Data Input (SDO or MISO) are shared among the Slave
devices. The Master generates an independent Chip Select (nCS) for each Slave device that goes LOW at the start of
transmission and goes back HIGH at the end. The Slave Data Output (SDO) line, remains in a high-impedance (hi-z) state
when the device is not selected, so it does not interfere with any active devices. This allows multiple Slave devices to share
a master SPI port as shown in Figure 4 below.
Figure 4. 4-wire SPI Connections