Datasheet

± 2g / 4g / 8g / 16g Tri-axis Digital
Accelerometer Specifications
PART NUMBER:
KX132-1211
Rev. 1.0
31-Jul-2019
36 Thornwood Dr. – Ithaca, NY 14850 © 2019 Kionix – All Rights Reserved
tel: [phone] – fax:[phone]-0.2
www.kionix.com - [e-mail] Page 17 of 31
Digital Interface
The Kionix KX132-1211 digital accelerometer can communicate via the I
2
C and SPI digital serial interface protocols. This
allows for easy system integration by eliminating analog-to-digital converter requirements and by providing direct
communication with system micro-controllers.
The serial interface terms and descriptions as indicated in Table 5 below will be observed throughout this document.
Term
Description
Transmitter
The device that transmits data to the bus.
Receiver
The device that receives data from the bus.
Master
The device that initiates a transfer, generates clock signals, and terminates a transfer.
Slave
The device addressed by the Master.
Table 5: Serial Interface Terminologies
I
2
C Serial Interface
As previously mentioned, the KX132-1211 can communicate on an I
2
C bus. I
2
C is primarily used for synchronous serial
communication between a Master device and one or more Slave devices. The Master, typically a micro controller, provides
the serial clock signal and addresses Slave devices on the bus. The KX132-1211 always operates as a Slave device during
standard Master-Slave I
2
C operation.
I
2
C is a two-wire serial interface that contains a Serial Clock (SCL) line and a Serial Data (SDA) line. SCL is a serial clock
that is provided by the Master, but can be held LOW by any Slave device, putting the Master into a wait condition. SDA is
a bi-directional line used to transmit and receive data to and from the interface. Data is transmitted MSB (Most Significant
Bit) first in 8-bit per byte format, and the number of bytes transmitted per transfer is unlimited. The I
2
C bus is considered
free when both lines are HIGH.
The I
2
C interface is compliant with high-speed mode, fast mode and standard mode I
2
C protocols.