Data Sheet

VEML6075
www.vishay.com
Vishay Semiconductors
Rev. 1.2, 23-Nov-16
3
Document Number: 84304
For technical questions, contact: [e-mail]
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
Fig. 1 - I
2
C Bus Timing Diagram
I
2
C TIMING CHARACTERISTICS (T
amb
= 25 °C, unless otherwise specified)
PARAMETER SYMBOL
STANDARD MODE FAST MODE
UNIT
MIN. MAX. MIN. MAX.
Clock frequency f
(SMBCLK)
10 100 10 400 kHz
Bus free time between start and stop condition t
(BUF)
4.7 - 1.3 - μs
Hold time after (repeated) start condition;
after this period, the first clock is generated
t
(HDSTA)
4.0 - 0.6 - μs
Repeated start condition setup time t
(SUSTA)
4.7 - 0.6 - μs
Stop condition setup time t
(SUSTO)
4.0 - 0.6 - μs
Data hold time t
(HDDAT)
- 3450 - 900 ns
Data setup time t
(SUDAT)
250 - 100 - ns
I
2
C clock (SCK) low period t
(LOW)
4.7 - 1.3 - μs
I
2
C clock (SCK) high period t
(HIGH)
4.0 - 0.6 - μs
Clock / data fall time t
(F)
- 300 - 300 ns
Clock / data rise time t
(R)
- 1000 - 300 ns
I
2
C bus
clock
(SCLK)
V
IH
V
IH
t
(LOW)
V
IL
t
(R)
t
(HDSTA)
t
(BUF)
V
IL
t
(HDDAT)
t
(F)
t
(HIGH)
t
(SUSTA)
t
(SUDAT)
t
(SUSTO)
{ {
P
Stop Condition
S
Start Condition
{ {
PS
t
(LOSEXT)
t
(LOWMEXT)
t
(LOWMEXT)
SCL
ACK
SDA
ACK
Start Stop
t
(LOWMEXT
)
I
2
C bus
data
(SDAT)
I
2
C bus
clock
(SCLK)
I
2
C bus
data
(SDAT)