Datasheet

© 2020 QuickLogic Corporation www.quicklogic.com 25
3. Sensor Processing Subsystem
Overview
The Sensor Processing Subsystem provides the EOS S3 device with the ability to perform sensor fusion operations while
using low overall power. The following figure illustrates the architecture of this module.
Figure 5: Sensor Processing Subsystem Block Diagram
AHB Interface to M4
FPGA Fabric
Packet FIFO Interface
SPI Slave
Interface
EOS
System
Control
Registers
AHB
Master
Bridge
SPI
Master
Interface
Sensor
Manager #0
(SM)
Flexible
Fusion
Engine (FFE)
Sensor Hub
Wishbone
Bus #0
External I2C Bus #1
External SPI Bus
Wishbone
Bus #1
Sensor
Manager #1
(SM)
I2C
Master #1
Interface
I2C
Master #0
Interface
External I2C Bus #0
The key to the Sensor Processing Subsystem is the FFE. This block is responsible for coordinating the retrieval of sensor
data by each Sensor Manager and using this data for sensor fusion operations.