User Manual

Apollo3 Blue Datasheet
DS-A3-0p9p1 Page 776 of 909 2019 Ambiq Micro, Inc.
All rights reserved.
21.2 Recommended Operating Conditions
21.3 Current Consumption
Table 1144: Recommended Operating Conditions
a
a. V
DD
= V
DDP
= V
DDA
= V
DDH
Symbol Parameter Min Typ Max Unit
V
DDP
Pad supply voltage 1.755 3.63 V
V
DDH
Digital supply voltage 1.755 3.63 V
V
DDA
Analog supply voltage 1.755 3.63 V
V
DDB
BLE/Burst Buck Converter supply voltage 1.755 3.63 V
V
CC
RF supply voltage 1.755 3.63 V
T
A
Ambient operating temperature -40 85 ºC
F
HFRC_LP
High Frequency RC (HFRC) oscillator frequency - Low Power 48 MHz
F
HFRC_BRST
High Frequency RC (HFRC) oscillator frequency - High Perfor-
mance Burst Mode
96 MHz
F
LFRC
Low Frequency RC oscillator frequency (LFRC) 1.024 kHz
F
XTAL
Crystal frequency 32.768 kHz
Table 1145: Current Consumption
Symbol Parameter
Test Conditions
a,b
VDD* Min Typ Max Unit
I
RUNLPFB
Flash program run
current, bucks
enabled, Low
Power Mode
Executing Coremark from internal Flash
memory, cache enabled, HFRC=48MHz, all
peripherals disabled, buck converters
enabled, 8K SRAM, Flash1 OFF
3.3V 10.3 μA/MHz
1.8 18.2 μA/MHz
I
RUNHPFB
Flash program run
current, bucks
enabled, High Per-
formance Mode
Executing Coremark from internal Flash
memory, cache enabled, HFRC=96Hz, all
peripherals disabled, buck converters
enabled, 8K SRAM, Flash1 OFF
3.3v 27 μA/MHz
1.8v 41 μA/MHz
I
RUNLPFB
Flash program run
current, bucks
enabled, Low
Power Mode
Executing Prime Number factorization from
internal Flash Memory, cache enabled,
HFRC=48MHz, all peripherals disabled,
buck converters enabled, 8K SRAM, Flash1
OFF
3.3v 8 μA/MHz
1.8v 14 μA/MHz
I
RUNHPFB
Flash program run
current, bucks
enabled, High Per-
formance Mode
Executing Prime Number factorization from
internal Flash Memory, cache enabled,
HFRC=96MHz, all peripherals disabled,
buck converters enabled, 8K SRAM, Flash1
OFF
3.3v 23 μA/MHz
1.8v 34 μA/MHz
I
RUNWLPFB
Flash program run
current, bucks
enabled, Low
Power Mode
Executing while(1) from internal Flash
Memory, cache enabled, HFRC=48MHz, all
peripherals disabled, buck converters
enabled, 8K SRAM, Flash1 OFF
3.3v 6 μA/MHz
1.8v 10 μA/MHz
I
SS2
Sleep mode 2 cur-
rent
WFI instruction with SLEEP=1, clocks
gated, OSC's ON, buck converters
enabled, all I/O power domains powered
OFF, Flash1 OFF, 8kB SRAM
3.3v 68 μA
1.8v 80 μA