User Manual

Apollo3 Blue Datasheet
DS-A3-0p9p1 Page 768 of 909 2019 Ambiq Micro, Inc.
All rights reserved.
Key Register for Powering Down the Voltage Comparator
19.2.2.4 INTEN Register
Voltage Comparator Interrupt registers: Enable
OFFSET: 0x00000200
INSTANCE 0 ADDRESS: 0x4000C200
Set bits in this register to allow this module to generate the corresponding interrupt.
19.2.2.5 INTSTAT Register
Voltage Comparator Interrupt registers: Status
OFFSET: 0x00000204
Table 1133: PWDKEY Register
3
1
3
0
2
9
2
8
2
7
2
6
2
5
2
4
2
3
2
2
2
1
2
0
1
9
1
8
1
7
1
6
1
5
1
4
1
3
1
2
1
1
1
0
0
9
0
8
0
7
0
6
0
5
0
4
0
3
0
2
0
1
0
0
PWDKEY
Table 1134: PWDKEY Register Bits
Bit Name Reset RW Description
31:0 PWDKEY 0x0 RW
Key register value.
Key = 0x37 - Key
Table 1135: INTEN Register
3
1
3
0
2
9
2
8
2
7
2
6
2
5
2
4
2
3
2
2
2
1
2
0
1
9
1
8
1
7
1
6
1
5
1
4
1
3
1
2
1
1
1
0
0
9
0
8
0
7
0
6
0
5
0
4
0
3
0
2
0
1
0
0
RSVD
OUTHI
OUTLOW
Table 1136: INTEN Register Bits
Bit Name Reset RW Description
31:2 RSVD 0x0 RO
This bitfield is reserved for future use.
1 OUTHI 0x0 RW
This bit is the vcompout high interrupt.
0OUTLOW 0x0RW
This bit is the vcompout low interrupt.