User Manual
Apollo3 Blue Datasheet
DS-A3-0p9p1 Page 680 of 909 2019 Ambiq Micro, Inc.
All rights reserved.
14.2.2.12SCAPT0 Register
Capture Register A
OFFSET: 0x000001E0
INSTANCE 0 ADDRESS: 0x400081E0
The STIMER capture Register A grabs the VALUE in the COUNTER register whenever capture condition
(event) A is asserted. This register holds a time stamp for the event.
14.2.2.13SCAPT1 Register
Capture Register B
OFFSET: 0x000001E4
INSTANCE 0 ADDRESS: 0x400081E4
The STIMER capture Register B grabs the VALUE in the COUNTER register whenever capture condition
(event) B is asserted. This register holds a time stamp for the event.
Table 975: SCMPR7 Register Bits
Bit Name Reset RW Description
31:0 SCMPR7 0x0 RW
Compare this value to the value in the COUNTER register according to the
match criterion, as selected in the COMPARE_H_EN bit in the REG_CTIM-
ER_STCGF register.
Table 976: SCAPT0 Register
3
1
3
0
2
9
2
8
2
7
2
6
2
5
2
4
2
3
2
2
2
1
2
0
1
9
1
8
1
7
1
6
1
5
1
4
1
3
1
2
1
1
1
0
0
9
0
8
0
7
0
6
0
5
0
4
0
3
0
2
0
1
0
0
SCAPT0
Table 977: SCAPT0 Register Bits
Bit Name Reset RW Description
31:0 SCAPT0 0x0 RO
Whenever the event is detected, the value in the COUNTER is copied into
this register and the corresponding interrupt status bit is set.
Table 978: SCAPT1 Register
3
1
3
0
2
9
2
8
2
7
2
6
2
5
2
4
2
3
2
2
2
1
2
0
1
9
1
8
1
7
1
6
1
5
1
4
1
3
1
2
1
1
1
0
0
9
0
8
0
7
0
6
0
5
0
4
0
3
0
2
0
1
0
0
SCAPT1