User Manual

Apollo3 Blue Datasheet
DS-A3-0p9p1 Page 643 of 909 2019 Ambiq Micro, Inc.
All rights reserved.
Table 925: CTRL7 Register
3
1
3
0
2
9
2
8
2
7
2
6
2
5
2
4
2
3
2
2
2
1
2
0
1
9
1
8
1
7
1
6
1
5
1
4
1
3
1
2
1
1
1
0
0
9
0
8
0
7
0
6
0
5
0
4
0
3
0
2
0
1
0
0
CTLINK7
RSVD
TMRB7POL TMRB7CLR
TMRB7IE1 TMRB7IE0
TMRB7FN
TMRB7CLK
TMRB7EN
RSVD
TMRA7POL TMRA7CLR
TMRA7IE1 TMRA7IE0
TMRA7FN
TMRA7CLK
TMRA7EN
Table 926: CTRL7 Register Bits
Bit Name Reset RW Description
31 CTLINK7 0x0 RW
Counter/Timer A7/B7 Link bit.
TWO_16BIT_TIMERS = 0x0 - Use A7/B7 timers as two independent 16-bit
timers (default).
32BIT_TIMER = 0x1 - Link A7/B7 timers into a single 32-bit timer.
30:29 RSVD 0x0 RO
RESERVED
28 TMRB7POL 0x0 RW
Counter/Timer B7 output polarity.
NORMAL = 0x0 - The polarity of the TMRPINB7 pin is the same as the timer
output.
INVERTED = 0x1 - The polarity of the TMRPINB7 pin is the inverse of the
timer output.
27 TMRB7CLR 0x0 RW
Counter/Timer B7 Clear bit.
RUN = 0x0 - Allow counter/timer B7 to run
CLEAR = 0x1 - Holds counter/timer B7 at 0x0000.
26 TMRB7IE1 0x0 RW
Counter/Timer B7 Interrupt Enable bit for COMPR1.
DIS = 0x0 - Disable counter/timer B7 from generating an interrupt based on
COMPR1.
EN = 0x1 - Enable counter/timer B7 to generate an interrupt based on COM-
PR1.
25 TMRB7IE0 0x0 RW
Counter/Timer B7 Interrupt Enable bit for COMPR0.
DIS = 0x0 - Disable counter/timer B7 from generating an interrupt based on
COMPR0.
EN = 0x1 - Enable counter/timer B7 to generate an interrupt based on COM-
PR0