User Manual

Apollo3 Blue Datasheet
DS-A3-0p9p1 Page 636 of 909 2019 Ambiq Micro, Inc.
All rights reserved.
21:17 TMRB6CLK 0x0 RW
Counter/Timer B6 Clock Select.
TMRPIN = 0x0 - Clock source is TMRPINB.
HFRC_DIV4 = 0x1 - Clock source is the HFRC / 4
HFRC_DIV16 = 0x2 - Clock source is HFRC / 16
HFRC_DIV256 = 0x3 - Clock source is HFRC / 256
HFRC_DIV1024 = 0x4 - Clock source is HFRC / 1024
HFRC_DIV4K = 0x5 - Clock source is HFRC / 4096
XT = 0x6 - Clock source is the XT (uncalibrated).
XT_DIV2 = 0x7 - Clock source is XT / 2
XT_DIV16 = 0x8 - Clock source is XT / 16
XT_DIV128 = 0x9 - Clock source is XT / 128
LFRC_DIV2 = 0xA - Clock source is LFRC / 2
LFRC_DIV32 = 0xB - Clock source is LFRC / 32
LFRC_DIV1K = 0xC - Clock source is LFRC / 1024
LFRC = 0xD - Clock source is LFRC
RTC_100HZ = 0xE - Clock source is 100 Hz from the current RTC oscillator.
HCLK_DIV4 = 0xF - Clock source is HCLK / 4 (note: this clock is only avail-
able when MCU is in active mode)
XT_DIV4 = 0x10 - Clock source is XT / 4
XT_DIV8 = 0x11 - Clock source is XT / 8
XT_DIV32 = 0x12 - Clock source is XT / 32
RSVD = 0x13 - Clock source is Reserved.
CTMRA6 = 0x14 - Clock source is CTIMERA6 OUT.
CTMRA3 = 0x15 - Clock source is CTIMERA3 OUT.
CTMRB3 = 0x16 - Clock source is CTIMERB3 OUT.
CTMRA7 = 0x17 - Clock source is CTIMERA7 OUT.
CTMRB7 = 0x18 - Clock source is CTIMERB7 OUT.
CTMRB0 = 0x19 - Clock source is CTIMERB0 OUT.
CTMRB1 = 0x1A - Clock source is CTIMERB1 OUT.
CTMRB2 = 0x1B - Clock source is CTIMERB2 OUT.
CTMRB4 = 0x1C - Clock source is CTIMERB4 OUT.
BUCKBLE = 0x1D - Clock source is BLE buck converter TON pulses.
BUCKB = 0x1E - Clock source is Memory buck converter TON pulses.
BUCKA = 0x1F - Clock source is CPU buck converter TON pulses.
16 TMRB6EN 0x0 RW
Counter/Timer B6 Enable bit.
DIS = 0x0 - Counter/Timer B6 Disable.
EN = 0x1 - Counter/Timer B6 Enable.
15:13 RSVD 0x0 RO
RESERVED
12 TMRA6POL 0x0 RW
Counter/Timer A6 output polarity.
NORMAL = 0x0 - The polarity of the TMRPINA6 pin is the same as the timer
output.
INVERTED = 0x1 - The polarity of the TMRPINA6 pin is the inverse of the
timer output.
11 TMRA6CLR 0x0 RW
Counter/Timer A6 Clear bit.
RUN = 0x0 - Allow counter/timer A6 to run
CLEAR = 0x1 - Holds counter/timer A6 at 0x0000.
10 TMRA6IE1 0x0 RW
Counter/Timer A6 Interrupt Enable bit based on COMPR1.
DIS = 0x0 - Disable counter/timer A6 from generating an interrupt based on
COMPR1.
EN = 0x1 - Enable counter/timer A6 to generate an interrupt based on COM-
PR1.
Table 912: CTRL6 Register Bits
Bit Name Reset RW Description