User Manual

Apollo3 Blue Datasheet
DS-A3-0p9p1 Page 555 of 909 2019 Ambiq Micro, Inc.
All rights reserved.
12.4.2.8 INTCLR Register
RTC Interrupt Register: Clear
OFFSET: 0x00000108
INSTANCE 0 ADDRESS: 0x40004308
Write a 1 to a bit in this register to clear the interrupt status associated with that bit.
12.4.2.9 INTSET Register
RTC Interrupt Register: Set
OFFSET: 0x0000010C
INSTANCE 0 ADDRESS: 0x4000430C
Table 810: INTSTAT Register
3
1
3
0
2
9
2
8
2
7
2
6
2
5
2
4
2
3
2
2
2
1
2
0
1
9
1
8
1
7
1
6
1
5
1
4
1
3
1
2
1
1
1
0
0
9
0
8
0
7
0
6
0
5
0
4
0
3
0
2
0
1
0
0
RSVD
ALM
Table 811: INTSTAT Register Bits
Bit Name Reset RW Description
31:1 RSVD 0x0 RO
RESERVED
0 ALM 0x0 RW
RTC Alarm interrupt
Table 812: INTCLR Register
3
1
3
0
2
9
2
8
2
7
2
6
2
5
2
4
2
3
2
2
2
1
2
0
1
9
1
8
1
7
1
6
1
5
1
4
1
3
1
2
1
1
1
0
0
9
0
8
0
7
0
6
0
5
0
4
0
3
0
2
0
1
0
0
RSVD
ALM
Table 813: INTCLR Register Bits
Bit Name Reset RW Description
31:1 RSVD 0x0 RO
RESERVED
0 ALM 0x0 RW
RTC Alarm interrupt