User Manual

Apollo3 Blue Datasheet
DS-A3-0p9p1 Page 373 of 909 2019 Ambiq Micro, Inc.
All rights reserved.
10.4.2.9 INTCLR Register
IO Master Interrupts: Clear
OFFSET: 0x00000208
INSTANCE 0 ADDRESS: 0x50011208
Write a 1 to a bit in this register to clear the interrupt status associated with that bit.
Table 541: INTSTAT Register Bits
Bit Name Reset RW Description
31:5 RSVD 0x0 RO
RESERVED
4DERR 0x0RW
DMA Error receieved
3 DCMP 0x0 RW
DMA completed a transfer
2 UNDFL 0x0 RW
This is the FIFO underflow interrupt.
1OVF 0x0RW
This is the FIFO overflow interrupt.
0THR 0x0RW
This is the FIFO threshold interrupt.
Table 542: INTCLR Register
3
1
3
0
2
9
2
8
2
7
2
6
2
5
2
4
2
3
2
2
2
1
2
0
1
9
1
8
1
7
1
6
1
5
1
4
1
3
1
2
1
1
1
0
0
9
0
8
0
7
0
6
0
5
0
4
0
3
0
2
0
1
0
0
RSVD
DERR
DCMP
UNDFL
OVF THR
Table 543: INTCLR Register Bits
Bit Name Reset RW Description
31:5 RSVD 0x0 RO
RESERVED
4DERR 0x0RW
DMA Error receieved
3 DCMP 0x0 RW
DMA completed a transfer
2 UNDFL 0x0 RW
This is the FIFO underflow interrupt.
1OVF 0x0RW
This is the FIFO overflow interrupt.