User Manual

Apollo3 Blue Datasheet
DS-A3-0p9p1 Page 19 of 909 2019 Ambiq Micro, Inc.
All rights reserved.
Table 229: NCR0END Register Bits ........................................................................................ 164
Table 230: NCR1START Register ........................................................................................... 165
Table 231: NCR1START Register Bits .................................................................................... 165
Table 232: NCR1END Register ............................................................................................... 165
Table 233: NCR1END Register Bits ........................................................................................ 165
Table 234: DMON0 Register .................................................................................................... 166
Table 235: DMON0 Register Bits ............................................................................................ 166
Table 236: DMON1 Register .................................................................................................... 166
Table 237: DMON1 Register Bits ............................................................................................ 166
Table 238: DMON2 Register .................................................................................................... 167
Table 239: DMON2 Register Bits ............................................................................................ 167
Table 240: DMON3 Register .................................................................................................... 167
Table 241: DMON3 Register Bits ............................................................................................ 167
Table 242: IMON0 Register ..................................................................................................... 168
Table 243: IMON0 Register Bits .............................................................................................. 168
Table 244: IMON1 Register ..................................................................................................... 168
Table 245: IMON1 Register Bits .............................................................................................. 168
Table 246: IMON2 Register ..................................................................................................... 169
Table 247: IMON2 Register Bits .............................................................................................. 169
Table 248: IMON3 Register ..................................................................................................... 169
Table 249: IMON3 Register Bits .............................................................................................. 169
Table 250: BLEIF Register Map .............................................................................................. 181
Table 251: FIFO Register ......................................................................................................... 183
Table 252: FIFO Register Bits .................................................................................................. 183
Table 253: FIFOPTR Register .................................................................................................. 183
Table 254: FIFOPTR Register Bits .......................................................................................... 184
Table 255: FIFOTHR Register ................................................................................................. 184
Table 256: FIFOTHR Register Bits .......................................................................................... 184
Table 257: FIFOPOP Register .................................................................................................. 185
Table 258: FIFOPOP Register Bits .......................................................................................... 185
Table 259: FIFOPUSH Register ............................................................................................... 185
Table 260: FIFOPUSH Register Bits ........................................................................................ 186
Table 261: FIFOCTRL Register ............................................................................................... 186
Table 262: FIFOCTRL Register Bits ........................................................................................ 186
Table 263: FIFOLOC Register ................................................................................................. 187
Table 264: FIFOLOC Register Bits .......................................................................................... 187
Table 265: CLKCFG Register .................................................................................................. 187
Table 266: CLKCFG Register Bits ........................................................................................... 188
Table 267: CMD Register ......................................................................................................... 188
Table 268: CMD Register Bits ................................................................................................. 189
Table 269: CMDRPT Register ................................................................................................. 189
Table 270: CMDRPT Register Bits .......................................................................................... 190
Table 271: OFFSETHI Register ............................................................................................... 190
Table 272: OFFSETHI Register Bits ........................................................................................ 190
Table 273: CMDSTAT Register ............................................................................................... 191
Table 274: CMDSTAT Register Bits ....................................................................................... 191