Manualshelf

Data Sheet

ManualsBrandsSparkfun Electronics ManualsInertia Measurement Units9 Degrees of Freedom - Razor M0 IMU
601602603604605606607608609610
604
Atmel | SMART SAM D21 [DATASHEET]
Atmel-42181G–SAM-D21_Datasheet–09/2015
28.9.6 Synchronization Busy
Name: SYNCBUSY
Offset: 0x18
Reset: 0x0000
Property: -
z Bits 15:10 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to
zero when this register is written. These bits will always return zero when read.
z Bits 9:8 – DATAx [x=1..0]: Data x Synchronization Status
Bit DATAx is cleared when the synchronization of DATA Holding register (DATAx) between the clock domains is
complete.
Bit DATAx is set when the synchronization of DATA Holding register (DATAx) between the clock domains is
started.
z Bits 7:6 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to
zero when this register is written. These bits will always return zero when read.
z Bits 5:4 – SERENx [x=1..0]: Serializer x Enable Synchronization Status
Bit SERENx is cleared when the synchronization of CTRLA.SERENx bit between the clock domains is complete.
Bit SERENx is set when the synchronization of CTRLA.SERENx bit between the clock domains is started.
z Bits 3:2 – CKENx [x=1..0]: Clock Unit x Enable Synchronization Status
Bit CKENx is cleared when the synchronization of CTRLA.CKENx bit between the clock domains is complete.
Bit CKENx is set when the synchronization of CTRLA.CKENx bit between the clock domains is started.
z Bit 1 – ENABLE: Enable Synchronization Status
This bit is cleared when the synchronization of CTRLA.ENABLE bit between the clock domains is complete.
This bit is set when the synchronization of CTRLA.ENABLE bit between the clock domains is started.
z Bit 0 – SWRST: Software Reset Synchronization Status
This bit is cleared when the synchronization of CTRLA.SWRST bit between the clock domains is complete.
This bit is set when the synchronization of CTRLA.SWRST bit between the clock domains is started.
Bit 151413121110 9 8
DATA1 DATA0
AccessRRRRRRRR
Reset00000000
Bit 76543210
SEREN1 SEREN0 CKEN1 CKEN0 ENABLE SWRST
AccessRRRRRRRR
Reset00000000