pca9539 datasheet

1 2 3 4 5 6 7 8 9
S 1 1 1 0 1 A1 A0 1 A A
I0.x
A
I1.x
A
I0.x
1
I1.x
P
R/W
SCL
SDA
INT
t
ir
t
iv
t
ph
00 10 03
12
t
ps
t
ph
t
ps
11 12
Read From Port 0
Data Into Port 0
Read From Port 1
Data Into Port 1
Data 02Data 01Data 00 Data 03
DataDataData 10
Acknowledge
From Slave
Acknowledge
From Master
Acknowledge
From Master
Acknowledge
From Master
No Acknowledge
From Master
PCA9539
www.ti.com SCPS130G –AUGUST 2005–REVISED JUNE 2014
A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest
acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (Read
Input Port register).
B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address
call and actual data transfer from the P port (see Figure 26 for these details).
Figure 28. Read Input Port Register, Scenario 2
Copyright © 2005–2014, Texas Instruments Incorporated Submit Documentation Feedback 23
Product Folder Links: PCA9539