User manual
...the world's most energy friendly microcontrollers
2012-04-24 - Giant Gecko Family - d0053_Rev0.96 369
www.energymicro.com
15.6.22 USB_DIEPTXF1 - Device IN Endpoint Transmit FIFO 1 Size Register
This register holds the size and memory start address of IN endpoint TxFIFO 1 in Device mode. For IN
endpoint FIFO 0 use USB_GNPTXFSIZ register for programming the size and memory start address.
Offset Bit Position
0x3C104
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reset
0x200
0x400
Access
RW
RW
Name
INEPNTXFDEP
INEPNTXFSTADDR
Bit Name Reset Access Description
31:26 Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
25:16 INEPNTXFDEP 0x200 RW IN Endpoint TxFIFO Depth
This value is in terms of 32-bit words. Minimum value is 16. Maximum value is 512.
15:11 Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
10:0 INEPNTXFSTADDR 0x400 RW IN Endpoint FIFO 1 Transmit RAM Start Address
This field contains the memory start address for IN endpoint Transmit FIFO 1.
15.6.23 USB_DIEPTXF2 - Device IN Endpoint Transmit FIFO 2 Size Register
This register holds the size and memory start address of IN endpoint TxFIFO 2 in Device mode. For IN
endpoint FIFO 0 use USB_GNPTXFSIZ register for programming the size and memory start address.
Offset Bit Position
0x3C108
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reset
0x200
0x600
Access
RW
RW
Name
INEPNTXFDEP
INEPNTXFSTADDR
Bit Name Reset Access Description
31:26 Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
25:16 INEPNTXFDEP 0x200 RW IN Endpoint TxFIFO Depth
This value is in terms of 32-bit words. Minimum value is 16. Maximum value is 512.
15:11 Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
10:0 INEPNTXFSTADDR 0x600 RW IN Endpoint FIFO 2 Transmit RAM Start Address
This field contains the memory start address for IN endpoint Transmit FIFO 2.