User manual
...the world's most energy friendly microcontrollers
2012-04-24 - Giant Gecko Family - d0053_Rev0.96 220
www.energymicro.com
Bit Name Reset Access Description
Sets the polarity of the EBI_ARDY line.
Value Mode Description
0 ACTIVELOW ARDY is active low.
1 ACTIVEHIGH ARDY is active high.
3 ALEPOL 0 RW Address Latch Polarity
Sets the polarity of the EBI_ALE line.
Value Mode Description
0 ACTIVELOW ALE is active low.
1 ACTIVEHIGH ALE is active high.
2 WEPOL 0 RW Write Enable Polarity
Sets the polarity of the EBI_WEn and EBI_NANDWEn lines.
Value Mode Description
0 ACTIVELOW WEn and NANDWEn are active low.
1 ACTIVEHIGH WEn and NANDWEn are active high.
1 REPOL 0 RW Read Enable Polarity
Sets the polarity of the EBI_REn and EBI_NANDREn lines.
Value Mode Description
0 ACTIVELOW REn and NANDREn are active low.
1 ACTIVEHIGH REn and NANDREn are active high.
0 CSPOL 0 RW Chip Select Polarity
Sets the polarity of the EBI_CSn line.
Value Mode Description
0 ACTIVELOW CSn is active low.
1 ACTIVEHIGH CSn is active high.
14.5.11 EBI_ADDRTIMING2 - Address Timing Register 2
Offset Bit Position
0x028
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reset
0
0x3
0x3
Access
RW
RW
RW
Name
HALFALE
ADDRHOLD
ADDRSETUP
Bit Name Reset Access Description
31:29 Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
28 HALFALE 0 RW Half Cycle ALE Strobe Duration Enable
Enables or disables half cycle duration of the ALE strobe in the last address setup cycle.
27:10 Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
9:8 ADDRHOLD 0x3 RW Address Hold Time
Sets the number of cycles the address is held after ALE is asserted.
7:2 Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1 (p. 3)
1:0 ADDRSETUP 0x3 RW Address Setup Time
Sets the number of cycles the address is driven onto the ADDRDAT bus before ALE is asserted. If set to 0, 1 cycle is inserted by HW.