Datasheet

Si5351A/B/C-B
22 Rev. 1.0
5.7. HCSL Compatible Outputs
The Si5351 can be configured to support HCSL compatible swing when the VDDO of the output pair of interest is
set to 2.5 V (i.e., VDDOA must be 2.5 V when using CLK0/1; VDDOB must be 2.5 V for CLK2/3 and so on).
The circuit in the figure below must be applied to each of the two clocks used, and one of the clocks in the pair
must also be inverted to generate a differential pair. See register setting CLKx_INV.
Figure 17. Si5351 Output is HCSL Compatible
Multi
Synth
N
Multi
Synth
0
Multi
Synth
1
PLLB
PLLA
OSC
Note: The complementary -180 degree
out of phase output clock is generated
using the INV function
R
1
511 
240 
R
2
Z
O
= 50 
0 
HCSL
CLKIN
R
1
511 
240 
R
2
Z
O
= 50 
0 