Data Sheet

FSCBT630Datasheet
ShenzhenFeasycomTechnologyCo.,Ltdwww.feasycom.com
9
4.2Reset
Themodulemayberesetfromseveralsources:PoweronReset(POR),LowlevelonthenRESETPin(nRST),Watchdog
timeoutreset(WDT),WakeupfromSystemOFFmodereset,BrownoutresetorSoftwareReset(SYSRESETREQ,CPU
Reset,CHIPRST).
TheRESETpinisanactivelowresetandisinternallyfilteredusingtheinternallowfrequencyclockoscillator.Areset
willbeperformedbetween1.5and4.0msfollowingRESETbeingactive.ItisrecommendedthatRESETbeappliedfora
periodgreaterthan5ms.
At reset the digital I/O pins are set to inputs for bidirectional pins and outputs are tristate. The PIOs have weak
pullups.
Table3:NRSTpincharacteristics
Parameter Conditions Min Typ Max Unit
R
PU
‐ Weakpullupequivalentresistor
(1)
VIN=VSS 30 40 50 KΩ
V
F(NRST)
(2)
‐ NRSTInputfilteredpulse ‐ ‐ 100 ns
V
NF(NRST)
(2)
‐ NRSTInputnotfilteredpulse VDD>1.2V 300‐ ns
T
NRST_OUT
‐ Generatedresetpulseduration InternalResetsource 20 ‐ ‐ μs
V
POF
‐ Nominalpowerlevelwarning
thresholds(fallingsupplyvoltage).
LevelsareconfigurablebetweenMin.and
Max.in100mVincrements.
1.7 2.8 V
V
BOR,OFF
‐ Brownoutresetvoltagerange
SYSTEMOFFmode
1.2 1.7 V
V
BOR,ON
‐ Brownoutresetvoltagerange
SYSTEMONmode
1.5 1.7 V
1.ThepullupisdesignedwithatrueresistanceinserieswithaswitchablePMOS.ThisPMOScontributiontotheseries
resistancemustbeminimum(~10%order).
2.Guaranteedbydesign.
1.Theresetnetworkprotectsthedeviceagainstparasiticresets.
2.TheusermustensurethatthelevelontheNRSTpincangobelowtheVIL(NRST)maxlevelspecifiedin
NRSTpincharacteristics.Otherwisetheresetisnottakenintoaccountbythedevice.
4.3GeneralPurposeAnalogIO
TheADCisadifferentialsuccessiveapproximationregister(SAR)analogtodigitalconverter.
ListedherearethemainfeaturesofSAADC:
8/10/12bitresolution,14bitresolutionwithoversampling
Uptoeightinputchannels