Specifications

Section-3 Operation
October 17, 2013
3‐74
Copyright©2013,HarrisBroadcast
WARNING:Disconnectprimarypower priortoservicing. 888‐2693‐004
3.8.1 PFRUStatusscreens
Figure 3-69 LPU PFRU Status Screens 1 & 2
Table3‐67XmtrHome>ExciterHome>Status>PFRUStatus
Field Explanation
FPGA (FieldPr
ogrammableGateArray)
Programmed Green=PFRUispr
ogrammed,Red=fault
CommunicationHe
alth Green=SerialcommunicationOKwithPFRUFPGA,Red=fault
SysRe
ferenceClocks
External1PPS
Whense
lectedasthe10MHzOCXOReference,Present=Greenbackground,Missing=Yellow.
ABluebackgroundindicatesthissourceisnotselectedasthe10MHzOCXOReference.This
inputisderivedfromthecustomer’sGPSreceiver.
External10MHz
Whense
lectedasthe10MHzOCXOReference,Present=Greenbackground,Missing=Yellow.
ABluebackgroundindicatesthissourceisnotselectedasthe10MHzOCXOReference.This
inputcanbederivedfromavarietyofsources.
InternalGP
S1PPS
Whense
lectedasthe10MHzOCXOReference,Present=Greenbackground,Missing=Yellow.A
Bluebackgroundindicatesthissourceisnotselectedasthe10MHzOCXOReference.Thissignal
isderivedfromthetransmitter’ sinternalGPSreceiver.
PLLRe
ferenceClocks
54MHz
Green=OK,Red=fa
ult.ThisisaninternalclockusedtosynchronizetheRFPLLinthePrecise
FrequencyReferenceUnit(PFRU).Non‐DABmodulationformatswilluseeithera10MHzor
54MHzreferencefortheIFPLL
10MHz
Green=OK,Red=fa
ult.ThisisaninternalclockusedtosynchronizetheRFPLLinthePrecise
FrequencyReferenceUnit(PFRU).Non‐DABmodulationformatswilluseeithera10MHzor
54MHzreferencefortheIFPLL
PLLSt
atus (LO)isLocalOscillator .
RF(L
O)PLLLock
Green=OK,Red=fa
ult.Thisreferenceoutputfromthiscircuitisusedbytheupconverterto
settheexciteroutputtothecorrectfrequencyandisusedbythedownconverterto
heterodynetheRFoutputsamplesbacktotheIFfrequency.
IF(LO)PLLLock
Green=OK,Red=fa
ult.ThisPLLoutputisusedasaref erencebytheFPGAModulator,Digital
Precorrector,andDigitaltoAnalogConverter(DAC)togeneratethetoproducethe140MHz
analogIFoutputfromthesignalprocessorboard.
IFPLLRe
f Thisindicatesthereferencefrequencyuse dbytheIFlocaloscillator.