Manualshelf

Datasheet

ManualsBrandsSeeedStudio ManualsInternet of Things (IoT)Wio Terminal ATSAMD51 Core w/ Realtek RTL8720DN BLE 5 & Wi-Fi 2.4G/5G Dev Board
1691169216931694169516961697169816991700
Table Of Contents
47.8.5 Interrupt Enable Set
Name:  INTENSET
Offset:  0x05
Reset:  0x00
Property:  PAC Write-Protection
This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes
in this register will also be reflected in the Interrupt Enable Clear register (INTENCLR).
Bit 7 6 5 4 3 2 1 0
OVERRUN1 OVERRUN0 RESRDY1 RESRDY0 EMPTY1 EMPTY0 UNDERRUN1 UNDERRUN0
Access
R/W R/W R/W R/W R/W R/W R/W R/W
Reset 0 0 0 0 0 0 0 0
Bit 7 – OVERRUN1 Overrun Interrupt Enable for Filter Channel 1
Writing a '0' to this bit has no effect.
Writing a '1' to this bit will set the Overrun Interrupt Enable for Filter Channel 1 bit, which enables the
Filter 1 Overrun interrupt.
Value Description
0
Filter 1 Result Ready interrupt is disabled.
1
Filter 1 Result Ready interrupt is enabled.
Bit 6 – OVERRUN0 Overrun Interrupt Enable for Filter Channel 0
Writing a '0' to this bit has no effect.
Writing a '1' to this bit will set the Overrun Interrupt Enable for Filter Channel 0 bit, which enables the
Filter 0 Overrun interrupt.
Value Description
0
Filter 0 Result Ready interrupt is disabled.
1
Filter 0 Result Ready interrupt is enabled.
Bit 5 – RESRDY1 Filter Channel 1 Result Ready Interrupt Enable
Writing a '0' to this bit has no effect.
Writing a '1' to this bit will set the Filter Channel 1 Result Ready Interrupt Enable bit, which enables the
Filter Channel 1 Result Ready interrupt.
Value Description
0
Filter 1 Result Ready interrupt is disabled.
1
Filter 1 Result Ready interrupt is enabled.
Bit 4 – RESRDY0 Filter Channel 0 Result Ready Interrupt Enable
Writing a '0' to this bit has no effect.
Writing a '1' to this bit will set the Filter Channel 0 Result Ready Interrupt Enable bit, which enables the
Filter Channel 0 Result Ready interrupt.
Value Description
0
Filter 0 Result Ready interrupt is disabled.
1
Filter 0 Result Ready interrupt is enabled.
Bit 3 – EMPTY1 Data Buffer 1 Empty Interrupt Enable
Writing a '0' to this bit has no effect.
SAM D5x/E5x Family Data Sheet
DAC – Digital-to-Analog Converter
© 2019 Microchip Technology Inc.
Datasheet
DS60001507E-page 1692