Manualshelf

Datasheet

ManualsBrandsSeeedStudio ManualsInternet of Things (IoT)Wio Terminal ATSAMD51 Core w/ Realtek RTL8720DN BLE 5 & Wi-Fi 2.4G/5G Dev Board
1321132213231324132513261327132813291330
Table Of Contents
40.8.8 Buffer Data Port Register
Name:  BDPR
Offset:  0x20
Reset:  0x00000000
Property:  -
Bit 31 30 29 28 27 26 25 24
BUFDATA[31:24]
Access
R/W R/W R/W R/W R/W R/W R/W R/W
Reset 0 0 0 0 0 0 0 0
Bit 23 22 21 20 19 18 17 16
BUFDATA[23:16]
Access
R/W R/W R/W R/W R/W R/W R/W R/W
Reset 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8
BUFDATA[15:8]
Access
R/W R/W R/W R/W R/W R/W R/W R/W
Reset 0 0 0 0 0 0 0 0
Bit 7 6 5 4 3 2 1 0
BUFDATA[7:0]
Access
R/W R/W R/W R/W R/W R/W R/W R/W
Reset 0 0 0 0 0 0 0 0
Bits 31:0 – BUFDATA[31:0] Buffer Data
The peripheral's data buffer can be accessed through this 32-bit Data Port register.
SAM D5x/E5x Family Data Sheet
SD/MMC Host Controller ...
© 2019 Microchip Technology Inc.
Datasheet
DS60001507E-page 1329