Datasheet

Table Of Contents
36.3 Block Diagram
Figure 36-1. I
2
C Single-Master Single-Slave Interconnection
BAUD TxDATA
RxDATA
baud rate generator
SCL hold low
shift register
TxDATA
RxDATA
shift register
0 0
0 0
SCL hold low
ADDR/ADDRMASK
==
SDA
SCL
Master Slave
36.4 Signal Description
Signal Name Type Description
PAD[0] Digital I/O SDA
PAD[1] Digital I/O SCL
PAD[2] Digital I/O SDA_OUT (4-wire operation)
PAD[3] Digital I/O SCL_OUT (4-wire operation)
One signal can be mapped on several pins.
Not all the pins are I
2
C pins. Refer to SERCOM I2C Configurations table for additional information.
Related Links
6. I/O Multiplexing and Considerations
6.2.6 SERCOM I2C Configurations
36.6.3.3 4-Wire Mode
36.5 Product Dependencies
In order to use this peripheral, other parts of the system must be configured correctly, as described below.
36.5.1 I/O Lines
In order to use the I/O lines of this peripheral, the I/O pins must be configured using the I/O Pin Controller
(PORT).
When the SERCOM is used in I
2
C mode, the SERCOM controls the direction and value of the I/O pins. In
I
2
C mode pull-up resistors are disabled. External pull-up resistors are required for proper function.
Related Links
32. PORT - I/O Pin Controller
SAM D5x/E5x Family Data Sheet
SERCOM I2C – Inter-Integrated Circuit
© 2019 Microchip Technology Inc.
Datasheet
DS60001507E-page 1006