Datasheet

ManualsBrandsSeeed Studio ManualsDevelopment Boards & KitsGW1N-1 Sipeed Tang Nano FPGA Board

www.sipeed.com

Sipeed Technology

Tang Nano Datasheet

v1.0

Key Features：

◼ GW1N: 1152 LUT4; 864 FF (Flip-Flop);

◼ 72k B-SRAM(bits) ; 96K User Flash(bits) ; 1 PLL

◼ Onboard JTAG Downloader : Simply connect the USB cable to complete

the download

◼ Onboard PSRAM: 64Mbit 3.3V

◼ IO extraction: 40P LCD carrier; 34 IO on both sides; support for straight

breadboard

Summary of content (5 pages)

PAGE 1
COPYRIGHT © 2019 Tang Nano Datasheet v1.0 Key Features： ◼ GW1N: 1152 LUT4; 864 FF (Flip-Flop); ◼ 72k B-SRAM(bits) ; 96K User Flash(bits) ; 1 PLL ◼ Onboard JTAG Downloader : Simply connect the USB cable to complete the download ◼ Onboard PSRAM: 64Mbit 3.3V ◼ IO extraction: 40P LCD carrier; 34 IO on both sides; support for straight breadboard Sipeed Technology www.sipeed.
PAGE 2
Sipeed Tang Nano Datasheet v1.0 UPDATE V1.0 Edited October 9, 2019; original document SPECIFICATION GW1N-1-LV： • LUT4 : 1152 • Flip-Flop(FF) : 864 • Block SRAM (bits) : 72K FPGA chip • B-SRAM quantity : 4 • User Flash(bits) : 96K • PLLs+DLLs : 1+0 • Total number of I/O banks : 4 • Core Voltage (LV) : 1.
PAGE 3
Sipeed Tang Nano Datasheet v1.0 Hardware information External supply voltage demand 5.0V ±0.2V External supply current demand ＞400mA @ 5V Temperature rise <30K range of working temperature -30℃ ~ 50℃ Tang Nano pin out Note: The digital number is the chip pin number, and the dot identified by the dot is the GCLK pin.
PAGE 4
Sipeed Tang Nano Datasheet v1.0 Size Information Length 58.4mm Width 21.3mm Height 4.
PAGE 5
Sipeed Tang Nano Datasheet v1.0 Resource Official website www.sipeed.com Github https://github.com/sipeed BBS http://bbs.sipeed.com Wiki http://tangnano.sipeed.com Gowin Technical Documentation http://www.gowinsemi.com.cn/down.aspx?FId=n14:14:26 SDK Information http://dl.sipeed.com/TANG/Nano/SDK HDK Information http://dl.sipeed.com/TANG/Nano/HDK E-mail support@sipeed.com telgram link https://t.