Datasheet

Version 1.2 (August 2019)
Feature Details
I/O connectivity 2x USB 3.0/2.0 controllers with integrated PHY interfaces
1x Ultra Secure Digital Host Controller (uSDHC) interfaces
1x Gigabit Ethernet controller with support for EEE, Ethernet AVB,
and IEEE 1588
2x UART modules
2x I2C modules
2x SPI modules
16x GPIO lines with interrupt capability
4x PWM lines
Input/output multiplexing controller (IOMUXC) to provide
centralized pad control
Note: The list above is the number of signals available to the
baseboard (after considering SoC signals used by the SoM).
On-chip memory Boot ROM (128 KB)
On-chip RAM (128 KB + 32 KB)
External memory 32/16-bit DRAM interface: LPDDR4-3200, DDR4-2400, DDR3L-
1600
8-bit NAND-Flash
eMMC 5.0 Flash
SPI NOR Flash
QuadSPI Flash with support for XIP
Copyright 2019 Google LLC. All rights reserved.