Datasheet
PCIe
The SoC includes PCIE1 and PCIE2 lines that are routed to the baseboard connectors, but you should not need to
connect these and you should not remap these with your own device tree because both are used on the SoM for Wi-Fi
(PCIE1) and the Edge TPU (PCIE2).
USB
There are two USB controllers and corresponding PHYs on the SoM. Each USB instance contains USB 3.0 core, which
can operate in both USB 3.0 and 2.0 mode.
Digital audio (SAI)
The SAI module provides a synchronous audio interface (SAI) that supports full duplex serial interfaces with frame
synchronization, such as I2S, AC97, TDM, and codec/DSP interfaces.
Version 1.2 (August 2019)
Table 15. USB channel 1 pins
Name Type Connector Pins Voltage Description
USB1_DP/N I/O J1311 51/53 3.3V USB 2.0 (positive/negative)
USB1_TXP/N Output J1311 58/60 1.8V USB 3.0 transmit (positive/negative)
USB1_RXP/N Input J1311 64/66 1.8V USB 3.0 receive (positive/negative)
USB1_VBUS Input J1311 82/84 5V VBUS detect (same at both pins)
USB1_ID Input J1311 76 3.3V USB ID
Table 16. USB channel 2 pins
Name Type Connector Pins Voltage Description
USB2_DP/N I/O J1311 63/65 3.3V USB 2.0 (positive/negative)
USB2_TXP/N Output J1311 69/71 1.8V USB 3.0 transmit (positive/negative)
USB2_RXP/N Input J1311 79/72 1.8V USB 3.0 receive (positive/negative)
USB2_VBUS Input J1311 75/77 5V VBUS detect (same at both pins)
USB2_ID Input J1311 88 3.3V USB ID
Copyright 2019 Google LLC. All rights reserved.