Datasheet

18
LDC1612 , LDC1614
SNOSCY9A –DECEMBER 2014–REVISED MARCH 2018 www.ti.com
Product Folder Links: LDC1612 LDC1614
Submit Documentation Feedback Copyright © 2014–2018, Texas Instruments Incorporated
7.6.6 Address 0x04, DATA2_MSB (LDC1614 only)
Figure 19. Address 0x04, DATA2_MSB
15 14 13 12 11 10 9 8
ERR_UR2 ERR_OR2 ERR_WD2 ERR_AE2 DATA2 [27:16]
7 6 5 4 3 2 1 0
DATA2 [27:16]
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 5. Address 0x04, DATA2_MSB Field Descriptions
Bit Field Type Reset Description
15 ERR_UR2 R 0 Channel 2 Conversion Under-range Error Flag
Cleared by reading the bit.
14 ERR_OR2 R 0 Channel 2 Conversion Over-range Error Flag
Cleared by reading the bit.
13 ERR_WD2 R 0 Channel 2 Conversion Watchdog Timeout Error Flag
Cleared by reading the bit.
12 ERR_AE2 R 0 Channel 2 Conversion Amplitude Error Flag
Cleared by reading the bit.
11:0 DATA2[27:16] R 0x000 Channel 2 MSB Conversion Result (MSB)
7.6.7 Address 0x05, DATA2_LSB (LDC1614 only)
Figure 20. Address 0x05, DATA2_LSB
15 14 13 12 11 10 9 8
DATA2 [15:0]
7 6 5 4 3 2 1 0
DATA2 [15:0]
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 6. Address 0x05 DATA2_LSB Field Descriptions
Bit Field Type Reset Description
15:0 DATA2[15:0] R 0x0000 Channel 2 LSB Conversion Result (LSB)
This register must be read after DATA_MSB2 to ensure data
coherency.